CN114328065A - Interrupt verification method and device and electronic equipment - Google Patents
Interrupt verification method and device and electronic equipment Download PDFInfo
- Publication number
- CN114328065A CN114328065A CN202111644010.5A CN202111644010A CN114328065A CN 114328065 A CN114328065 A CN 114328065A CN 202111644010 A CN202111644010 A CN 202111644010A CN 114328065 A CN114328065 A CN 114328065A
- Authority
- CN
- China
- Prior art keywords
- interrupt
- interrupt processing
- module
- verified
- verification
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Debugging And Monitoring (AREA)
Abstract
The embodiment of the application provides an interrupt verification method, an interrupt verification device and electronic equipment, wherein the method comprises the following steps: providing the interrupt test case for the module to be verified so that the module to be verified can execute the interrupt test case; if monitoring an interrupt signal generated by a module to be verified, acquiring a pre-configured interrupt processing case; executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result; and verifying the interrupt processing result to obtain a verification result. According to the method and the device, the corresponding interrupt processing operation is executed based on the interrupt signal generated by the module to be verified and according to the operation type corresponding to the interrupt processing case, so that the complete interrupt processing process of the module to be verified can be obtained, and therefore complete interrupt verification can be executed on the module to be verified.
Description
Technical Field
The embodiment of the application relates to the technical field of chips, in particular to an interrupt verification method and device and electronic equipment.
Background
At present, System On Chip (SOC) is more and more widely used, and the tape-out of the SOC Chip is generally expensive, so before the tape-out of the SOC, the SOC Chip needs to be interrupted and verified to determine the normal operation of the SOC Chip, and at present, the SOC Chip is generally interrupted and verified by using a verification platform.
The SOC chip generally includes a plurality of systems and a plurality of functional modules, each system may also include a plurality of functional modules, the systems may be Network Processors (NPUs), Image processors (ISP), and the like, and when the SOC chip is verified, the functional modules are verified first, and then connectivity between the functional modules and the system is verified.
In some cases, there is a need to verify the interrupt of a module on an SOC chip, in the existing interrupt verification manner, a verification platform sends an interrupt test case to a module to be verified, and the verification platform can acquire an interrupt signal of the module by running the interrupt test case in the module to be verified.
Disclosure of Invention
The embodiment of the application provides an interrupt verification method, an interrupt verification device and electronic equipment, which are used for solving the problem of incomplete interrupt verification in the prior art.
In a first aspect, an embodiment of the present application provides an interrupt verification method, including:
providing the interrupt test case for a module to be verified so that the module to be verified can execute the interrupt test case;
if the interrupt signal generated by the module to be verified is monitored, a pre-configured interrupt processing case is obtained;
executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and verifying the interrupt processing result to obtain a verification result.
Optionally, the interrupt handling case is obtained by pre-configuring in the following manner:
acquiring a pre-configured interrupt processing template, wherein the interrupt processing template corresponds to at least one interrupt operation type;
receiving a writing operation of a user for a target interrupt operation type in the at least one interrupt operation type, and generating an interrupt processing program corresponding to the target interrupt operation type to generate an interrupt processing use case.
Optionally, the interrupt handling template is obtained by pre-configuring as follows:
based on the base class function of the verification platform, carrying out inheritance operation to obtain an interruption operation virtual function;
and defining virtual functions corresponding to the at least one interrupt operation type in the interrupt operation virtual functions to generate an interrupt processing template.
Optionally, the executing the corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case, and obtaining the interrupt processing result includes:
and executing the interrupt processing operation corresponding to the target interrupt operation type by using the interrupt processing program to obtain an interrupt processing result.
Optionally, verifying the interrupt processing result, and obtaining the verification result includes:
acquiring a monitoring result corresponding to the interrupt signal;
and verifying based on the monitoring result and the interrupt processing result to obtain a verification result.
Optionally, providing the interrupt test case to the module to be verified includes:
and providing the interrupt test case to a module to be verified through an interface function.
In a second aspect, an embodiment of the present application provides an interrupt verification apparatus, including:
the providing module is used for providing the interrupt test case to the module to be verified so that the module to be verified can execute the interrupt test case;
the monitoring module is used for acquiring a pre-configured interrupt processing case if monitoring the interrupt signal generated by the module to be verified;
the interrupt processing module is used for executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and the verification module is used for verifying the interrupt processing result to obtain a verification result.
In a third aspect, an embodiment of the present application provides a computing device, including a processing component and a storage component;
the storage component stores one or more computer instructions; the one or more computer instructions to be invoked for execution by the processing component;
the processing component is to:
providing the interrupt test case for a module to be verified so that the module to be verified can execute the interrupt test case;
if the interrupt signal generated by the module to be verified is monitored, a pre-configured interrupt processing case is obtained;
executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and verifying the interrupt processing result to obtain a verification result.
In a fourth aspect, embodiments of the present application provide a non-transitory machine-readable storage medium having stored thereon executable code, which when executed by a processor of an electronic device, causes the processor to implement at least the interrupt verification method according to the first aspect.
The functions can be realized by hardware, and the functions can also be realized by executing corresponding software by hardware. The hardware or software includes one or more modules corresponding to the above-described functions.
The embodiment of the application provides an interrupt verification method, an interrupt verification device and electronic equipment, wherein the method comprises the following steps: providing the interrupt test case for the module to be verified so that the module to be verified can execute the interrupt test case; if monitoring an interrupt signal generated by a module to be verified, acquiring a pre-configured interrupt processing case; executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result; and verifying the interrupt processing result to obtain a verification result. According to the method and the device, the corresponding interrupt processing operation is executed based on the interrupt signal generated by the module to be verified and according to the operation type corresponding to the interrupt processing case, so that the complete interrupt processing process of the module to be verified can be obtained, and therefore complete interrupt verification can be executed on the module to be verified.
These and other aspects of the present application will be more readily apparent from the following description of the embodiments.
Drawings
In order to more clearly illustrate the embodiments of the present application or the technical solutions in the prior art, the drawings needed to be used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present application, and other drawings can be obtained by those skilled in the art without creative efforts.
FIG. 1 is a flow diagram illustrating an embodiment of an interrupt verification method provided herein;
FIG. 2 is a schematic diagram illustrating an embodiment of an interrupt verification apparatus provided herein;
fig. 3 is a schematic structural diagram of an electronic device corresponding to the interrupt verification apparatus provided in the present application.
Detailed Description
In order to make the technical solutions better understood by those skilled in the art, the technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application.
In some of the flows described in the specification and claims of this application and in the above-described figures, a number of operations are included that occur in a particular order, but it should be clearly understood that these operations may be performed out of order or in parallel as they occur herein, the number of operations, e.g., 101, 102, etc., merely being used to distinguish between various operations, and the number itself does not represent any order of performance. Additionally, the flows may include more or fewer operations, and the operations may be performed sequentially or in parallel. It should be noted that, the descriptions of "first", "second", etc. in this document are used for distinguishing different messages, devices, modules, etc., and do not represent a sequential order, nor limit the types of "first" and "second" to be different.
In some cases, there is a need to verify the interrupt of a module on an SOC chip, and in the existing interrupt verification manner, a verification platform sends an interrupt test case to a module to be verified, and after the module to be verified generates an interrupt signal, a Central Processing Unit (CPU) of the SOC chip is required to respond to the interrupt signal to perform the next interrupt response by running the interrupt test case in the module to be verified.
However, since the SOC chip has a large number of functional modules, if the interrupt verification of each functional module is processed by the CPU, the CPU is consumed a lot, but if the CPU is used to respond to the interrupt signals of a plurality of functional modules related to the system during the final system-level verification, the workload of the CPU is large, which causes the system verification efficiency to be low, and the probability of verification failure to be increased.
In order to solve the above problem, embodiments of the present application provide an interrupt verification method, an interrupt verification apparatus, and an electronic device, where the method includes: providing the interrupt test case for the module to be verified so that the module to be verified can execute the interrupt test case; if monitoring an interrupt signal generated by a module to be verified, acquiring a pre-configured interrupt processing case; executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result; and verifying the interrupt processing result to obtain a verification result. According to the method and the device, the corresponding interrupt processing operation is executed based on the interrupt signal generated by the module to be verified and according to the operation type corresponding to the interrupt processing case, so that the complete interrupt processing process of the module to be verified can be obtained, and therefore complete interrupt verification can be executed on the module to be verified.
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Fig. 1 is a flowchart illustrating an embodiment of an interrupt verification method provided in the present application, where the method may be performed by a verification platform. As shown in fig. 1, the method includes:
101. and providing the interrupt test case for the module to be verified so that the module to be verified can execute the interrupt test case.
Alternatively, the Verification platform may be a Universal Verification Methodology (UVM) Verification platform
The module to be verified may be a functional module on the SOC chip, for example, a key, and when the key receives a touch operation of a user, the module may generate an interrupt signal.
Optionally, during the verification process of the module to be verified, the interrupt test case may be executed to generate an interrupt signal.
The interrupt test case may be stored in a sequence storage module (sequence) corresponding to the verification platform.
Optionally, providing the interrupt test case to the module to be verified may be implemented as: and providing the interrupt test case to the module to be verified through the interface function.
The interface function may be an interface function, and the interface function may be parameterized, or may be a dry interface function that provides a plurality of interrupt test cases to the module to be verified.
The verification platform comprises a sequencer (sequencer) and a driver (driver), and the driver of the verification platform can be connected with the module to be verified by using an interface function.
Optionally, providing the interrupt test case to the module to be verified may be implemented as: the driver acquires the interrupt test case of the sequence storage module in real time, and after the interrupt test case is acquired, the interrupt test case is sent to the module to be verified through the interface function.
102. And if the interrupt signal generated by the module to be verified is monitored, acquiring a pre-configured interrupt processing case.
The interrupt processing use case may also be stored in a sequence storage module corresponding to the verification platform.
The verification platform further comprises a monitor (monitor) and a sequencer (sequencer), specifically, the monitor detects a level signal generated by the module to be verified in real time through an interface function, if the level signal generated by the module to be verified is detected to be high level, the monitor detects that the module to be verified generates an interrupt signal, an interrupt processing case request is sent to the sequencer, and the sequencer sends the interrupt signal to the sequence storage module so that the sequence storage module can return a corresponding interrupt processing case.
Optionally, the interrupt handling case is obtained by pre-configuring as follows: acquiring a pre-configured interrupt processing template, wherein the interrupt processing template corresponds to at least one interrupt operation type; receiving writing operation of a user aiming at a target interrupt operation type in at least one interrupt operation type, and generating an interrupt processing program corresponding to the target interrupt operation type so as to generate an interrupt processing use case.
Optionally, the interrupt handling template is pre-configured to obtain as follows: based on the base class function of the verification platform, carrying out inheritance operation to obtain an interruption operation virtual function; and defining virtual functions corresponding to at least one interrupt operation type in the interrupt operation virtual functions to generate an interrupt processing template.
The interrupt operation type may be to complete the interrupt, obtain an interrupt state, set an interrupt flag, clear the interrupt, and the like. The interrupt processing template is defined with at least one virtual function of an interrupt operation type so as to provide a concrete implementation mode corresponding to the subsequently instantiated interrupt operation type.
The interrupt handling module may be a base class function, and the base class function may be a base virtual sequence, which may be inherited from the uvm _ sequence function. Wherein, the uvm _ sequence function is used for generating an interrupt handling case, an interrupt handling case and other test cases of the sequence storage module
Optionally, receiving a writing operation of a user for a target interrupt operation type in the at least one interrupt operation type, and generating an interrupt handler corresponding to the target interrupt operation type, so as to generate an interrupt handling use case may be implemented as: defining an interrupt processing function (isr base sequence), executing inheritance operation, inheriting a virtual function of at least one interrupt operation type from the base virtual sequence, further receiving writing operation of a user aiming at a target interrupt operation type in the at least one interrupt operation type, and generating a corresponding interrupt processing program in the virtual function corresponding to the target interrupt type so as to generate an interrupt processing use case.
103. And executing the corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result.
Optionally, the sequencer sends the interrupt signal to the sequence storage module, so that after the sequence storage module returns the corresponding interrupt processing use case, the sequencer may execute the corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case, and obtain an interrupt processing result.
Or, the sequencer sends the interrupt signal to the sequence storage module, the sequence storage module executes the interrupt processing use case, and the interrupt processing program is used for executing the interrupt processing operation corresponding to the target interrupt operation type to obtain the interrupt processing result.
Executing the corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case, wherein the step of obtaining the interrupt processing result comprises the following steps: and executing the interrupt processing operation corresponding to the target interrupt operation type by using the interrupt processing program to obtain an interrupt processing result.
104. And verifying the interrupt processing result to obtain a verification result.
Verifying the interrupt processing result, wherein the step of obtaining the verification result comprises the following steps: acquiring a monitoring result corresponding to the interrupt signal; and verifying based on the monitoring result and the interrupt processing result to obtain a verification result.
Optionally, the monitor obtains a monitoring result corresponding to the interrupt signal from the module to be verified, and the sequencer obtains an interrupt processing result corresponding to the interrupt application program from the sequence storage module. The verification platform sends an interrupt processing reference result generated by the simulation module to be verified and a monitoring reference result of the simulation interrupt test case in the reference model to the automatic comparison module, and the automatic comparison module verifies the monitoring result and the interrupt processing result based on the interrupt processing reference result and the monitoring reference result.
The embodiment of the application provides an interrupt verification method, which comprises the following steps: providing the interrupt test case for the module to be verified so that the module to be verified can execute the interrupt test case; if monitoring an interrupt signal generated by a module to be verified, acquiring a pre-configured interrupt processing case; executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result; and verifying the interrupt processing result to obtain a verification result. According to the method and the device, the corresponding interrupt processing operation is executed based on the interrupt signal generated by the module to be verified and according to the operation type corresponding to the interrupt processing case, so that the complete interrupt processing process of the module to be verified can be obtained, and therefore complete interrupt verification can be executed on the module to be verified.
Fig. 2 is a schematic structural diagram illustrating an embodiment of an interrupt verification apparatus provided in the present application, and as shown in fig. 2, the apparatus includes: a providing module 21, a monitoring module 22, an interrupt handling module 22, and a verification module 24.
The providing module 21 is configured to provide the interrupt test case to the module to be verified, so that the module to be verified executes the interrupt test case;
the monitoring module 22 is configured to obtain a pre-configured interrupt processing case if the interrupt signal generated by the module to be verified is monitored;
the interrupt processing module 22 is configured to execute a corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case, and obtain an interrupt processing result;
and the verification module 24 is configured to verify the interrupt processing result to obtain a verification result.
Optionally, the apparatus further comprises: the device comprises an acquisition module and a receiving module;
the system comprises an acquisition module, a processing module and a processing module, wherein the acquisition module is used for acquiring a pre-configured interrupt processing template, and the interrupt processing template corresponds to at least one interrupt operation type.
And the receiving module is used for receiving the writing operation of a user aiming at a target interrupt operation type in the at least one interrupt operation type, and generating an interrupt processing program corresponding to the target interrupt operation type so as to generate an interrupt processing use case.
Optionally, the obtaining module is further configured to execute an inheritance operation based on the base class function of the verification platform, so as to obtain an interruption operation virtual function; and defining virtual functions corresponding to the at least one interrupt operation type in the interrupt operation virtual functions to generate an interrupt processing template.
Optionally, the interrupt processing module 22 is configured to execute, by using the interrupt handler, an interrupt processing operation corresponding to the target interrupt operation type, and obtain an interrupt processing result.
Optionally, the verification module 24 is specifically configured to obtain a monitoring result corresponding to the interrupt signal; and verifying based on the monitoring result and the interrupt processing result to obtain a verification result.
Optionally, the providing module 21 is specifically configured to provide the interrupt test case to the module to be verified through an interface function.
The verification apparatus shown in fig. 2 may execute the interrupt verification method shown in the embodiment shown in fig. 1, and the implementation principle and the technical effect are not described again. The specific manner in which each module and unit of the interrupt verification apparatus in the above embodiments perform operations has been described in detail in the embodiments related to the method, and will not be described in detail here.
In one possible design, the interrupt verification apparatus of the embodiment shown in fig. 2 may be implemented as an electronic device, which may include a storage component 301 and a processing component 302 as shown in fig. 3;
the storage component 301 stores one or more computer instructions for the processing component 302 to invoke for execution.
The processing component 302 is configured to:
providing the interrupt test case for a module to be verified so that the module to be verified can execute the interrupt test case;
if the interrupt signal generated by the module to be verified is monitored, a pre-configured interrupt processing case is obtained;
executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and verifying the interrupt processing result to obtain a verification result.
In addition, the present application provides a non-transitory machine-readable storage medium, on which executable code is stored, and when the executable code is executed by a processor of an electronic device, the processor is enabled to implement at least the interrupt verification method provided in the foregoing embodiment shown in fig. 1.
It is clear to those skilled in the art that, for convenience and brevity of description, the specific working processes of the above-described systems, apparatuses and units may refer to the corresponding processes in the foregoing method embodiments, and are not described herein again.
The above-described embodiments of the apparatus are merely illustrative, and the units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the modules may be selected according to actual needs to achieve the purpose of the solution of the present embodiment. One of ordinary skill in the art can understand and implement it without inventive effort.
Through the above description of the embodiments, those skilled in the art will clearly understand that each embodiment can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware. With this understanding in mind, the above-described technical solutions may be embodied in the form of a software product, which can be stored in a computer-readable storage medium such as ROM/RAM, magnetic disk, optical disk, etc., and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute the methods described in the embodiments or some parts of the embodiments.
Finally, it should be noted that: the above embodiments are only used to illustrate the technical solutions of the present application, and not to limit the same; although the present application has been described in detail with reference to the foregoing embodiments, it should be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions in the embodiments of the present application.
Claims (9)
1. An interrupt verification method, comprising:
providing the interrupt test case for a module to be verified so that the module to be verified can execute the interrupt test case;
if the interrupt signal generated by the module to be verified is monitored, acquiring a pre-configured interrupt processing case;
executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and verifying the interrupt processing result to obtain a verification result.
2. The method of claim 1, wherein the interrupt handling use case is pre-configured to be obtained as follows:
acquiring a pre-configured interrupt processing template, wherein the interrupt processing template corresponds to at least one interrupt operation type;
receiving a writing operation of a user for a target interrupt operation type in the at least one interrupt operation type, and generating an interrupt processing program corresponding to the target interrupt operation type to generate an interrupt processing use case.
3. The method of claim 2, wherein the interrupt handling template is pre-configured to obtain as follows:
based on the base class function of the verification platform, carrying out inheritance operation to obtain an interruption operation virtual function;
and defining virtual functions corresponding to the at least one interrupt operation type in the interrupt operation virtual functions to generate an interrupt processing template.
4. The method according to claim 2, wherein the executing the corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case, and obtaining the interrupt processing result comprises:
and executing the interrupt processing operation corresponding to the target interrupt operation type by using the interrupt processing program to obtain an interrupt processing result.
5. The method of claim 1, wherein the verifying the interrupt handling result comprises:
acquiring a monitoring result corresponding to the interrupt signal;
and verifying based on the monitoring result and the interrupt processing result to obtain a verification result.
6. The method of claim 1, wherein providing the interrupt test case to the module to be verified comprises:
and providing the interrupt test case to a module to be verified through an interface function.
7. An interrupt verification apparatus, comprising:
the providing module is used for providing the interrupt test case to the module to be verified so that the module to be verified can execute the interrupt test case;
the monitoring module is used for acquiring a pre-configured interrupt processing case if monitoring the interrupt signal generated by the module to be verified;
the interrupt processing module is used for executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and the verification module is used for verifying the interrupt processing result to obtain a verification result.
8. A computing device comprising a processing component and a storage component;
the storage component stores one or more computer instructions; the one or more computer instructions to be invoked for execution by the processing component;
the processing component is to:
providing the interrupt test case for a module to be verified so that the module to be verified can execute the interrupt test case;
if the interrupt signal generated by the module to be verified is monitored, a pre-configured interrupt processing case is obtained;
executing corresponding interrupt processing operation according to the operation type corresponding to the interrupt processing use case to obtain an interrupt processing result;
and verifying the interrupt processing result to obtain a verification result.
9. A computer storage medium storing a computer program which, when executed by a computer, implements the interrupt verification method according to any one of claims 1 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111644010.5A CN114328065A (en) | 2021-12-29 | 2021-12-29 | Interrupt verification method and device and electronic equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111644010.5A CN114328065A (en) | 2021-12-29 | 2021-12-29 | Interrupt verification method and device and electronic equipment |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN114328065A true CN114328065A (en) | 2022-04-12 |
Family
ID=81017740
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111644010.5A Pending CN114328065A (en) | 2021-12-29 | 2021-12-29 | Interrupt verification method and device and electronic equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114328065A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116167311A (en) * | 2023-04-23 | 2023-05-26 | 南京芯驰半导体科技有限公司 | Chip verification system, method, device and storage medium |
-
2021
- 2021-12-29 CN CN202111644010.5A patent/CN114328065A/en active Pending
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116167311A (en) * | 2023-04-23 | 2023-05-26 | 南京芯驰半导体科技有限公司 | Chip verification system, method, device and storage medium |
| CN116167311B (en) * | 2023-04-23 | 2023-09-12 | 南京芯驰半导体科技有限公司 | Chip verification system, method, device and storage medium |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110532185B (en) | Test method, test device, electronic equipment and computer readable storage medium | |
| US20150220411A1 (en) | System and method for operating system agnostic hardware validation | |
| CN111767241B (en) | PCIe fault injection test method, device and storage medium | |
| CN107111595B (en) | Method, device and system for detecting early boot errors | |
| WO2020019485A1 (en) | Simulator identification method, identification device, and computer readable medium | |
| CN113766487B (en) | Cloud mobile phone information acquisition method, device, equipment and medium | |
| CN106789409A (en) | The detection method and device of a kind of server slot | |
| CN112732499A (en) | Test method and device based on micro-service architecture and computer system | |
| CN110851352A (en) | Fuzzy test system and terminal equipment | |
| CN114328065A (en) | Interrupt verification method and device and electronic equipment | |
| CN112162782A (en) | Method, device and related product for determining credible state of application program based on credible root dynamic measurement | |
| CN114338051B (en) | Method, device, equipment and medium for acquiring random number by block chain | |
| CN116701168A (en) | Peripheral interface testing method, device, equipment and storage medium | |
| CN110609786A (en) | Software testing method and device, computer equipment and storage medium | |
| CN115481594B (en) | Scoreboard implementation method, scoreboard, electronic equipment and storage medium | |
| CN114139479A (en) | Simulation verification method and device and computing equipment | |
| CN115373929A (en) | Test method, device, equipment, readable storage medium and program product | |
| CN106547583B (en) | Operating system installation method and device | |
| CN114328045A (en) | I2C debugging method, system and device for BMC and computer readable storage medium | |
| CN113792522A (en) | Simulation verification method and device and computing equipment | |
| CN113326513B (en) | Application testing method and device, system, electronic equipment and computer readable medium | |
| CN116401113B (en) | Environment verification method, device and medium for heterogeneous many-core architecture acceleration card | |
| CN111190701A (en) | Method and device for detecting data migration integrity of virtualization platform | |
| CN111198812B (en) | Application fault detection method, application fault detection device and terminal equipment | |
| CN110674491A (en) | Method and device for real-time evidence obtaining of android application and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |