CN114296903A - Dynamic scheduling method and system for assembly line, electronic equipment and medium - Google Patents
Dynamic scheduling method and system for assembly line, electronic equipment and medium Download PDFInfo
- Publication number
- CN114296903A CN114296903A CN202111657022.1A CN202111657022A CN114296903A CN 114296903 A CN114296903 A CN 114296903A CN 202111657022 A CN202111657022 A CN 202111657022A CN 114296903 A CN114296903 A CN 114296903A
- Authority
- CN
- China
- Prior art keywords
- test tube
- tube rack
- analyzer
- matching
- tested
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention relates to the technical field of detection, and aims to provide a method, a system, electronic equipment and a medium for dynamically scheduling a production line. The method for dynamically scheduling the pipelines comprises the following steps: acquiring scanning information of a test tube rack, and acquiring information of a to-be-detected item of the test tube rack according to the scanning information; acquiring detectable item information of each analyzer; determining at least one matching analyzer supporting the test tube rack detection in each analyzer according to the to-be-detected item information of the test tube rack and the detectable item information of each analyzer; acquiring all tasks to be executed; and receiving a system priority instruction input by a user, and scheduling the test tube rack to a specified matching analyzer according to the system priority instruction and all tasks to be executed. The invention schedules all test tube racks according to the system priority order and is suitable for different detection requirements.
Description
Technical Field
The present invention relates to the field of detection technologies, and in particular, to a method, a system, an electronic device, and a medium for dynamically scheduling a pipeline.
Background
With the development of science and technology, the automation degree of various current equipment instruments is higher and higher, but the equipment instruments not only need to be operated automatically, but also can be operated intelligently. However, many pipeline manufacturers adopt a fixed strategy for the scheduling strategy inside the pipeline system, and do not provide the function of setting or modifying by users. Most assembly line system manufacturers fixedly set the scheduling strategy inside the system to be a strategy for completing detection with high efficiency or a strategy for completing detection in the shortest time.
In the prior art, chinese patent application publication No. CN110297096A discloses a sample scheduling method, apparatus, terminal device and medium, and the patent application describes the number of test tube racks in the first step matching buffer, the waiting time of the second step matching device, and the transport distance of the third step matching device.
However, in the process of using the prior art, the inventor finds that at least the following problems exist in the prior art:
when a user is in different use scenes, different modifications to the scheduling policy are often needed. For example, when a user needs to quickly output a detection report, the test rack is required to complete detection in the shortest time, and the required scheduling strategy needs to complete detection of a single sample in the shortest time; when the user does not urgently need the sample result, the user may need the instrument to work with the maximum efficiency, and at this time, the scheduling strategy needs to be adjusted to ensure that the system works with the maximum efficiency. However, in the prior art, the sequence of each flow is fixed and unchanged, the scheduling policy cannot be dynamically set, and the matching can only be performed according to the maximum efficiency of the system, so that the prior art cannot meet various use scenarios of users.
Therefore, it is necessary to research a pipeline dynamic scheduling method applicable to different detection requirements.
Disclosure of Invention
The present invention is directed to solve the above technical problems to at least some extent, and the present invention provides a method, a system, an electronic device, and a medium for dynamically scheduling a pipeline.
The technical scheme adopted by the invention is as follows:
in a first aspect, the present invention provides a method for dynamically scheduling a pipeline, including:
acquiring scanning information of a test tube rack, and acquiring information of a to-be-detected item of the test tube rack according to the scanning information;
acquiring detectable item information of each analyzer;
determining at least one matching analyzer supporting the test tube rack detection in each analyzer according to the to-be-detected item information of the test tube rack and the detectable item information of each analyzer;
acquiring all tasks to be executed;
receiving a system priority instruction input by a user, and scheduling the test tube rack to a specified matching analyzer according to the system priority instruction and all tasks to be executed; wherein the system priority instructions include efficiency priority instructions and time priority instructions.
The method of the assembly line dynamic scheduling system is used for scheduling the test tube racks so as to detect and analyze samples in the test tube racks according to user requirements, and during implementation, a user can dynamically adjust a scheduling strategy so as to modify scheduled priority instructions and schedule all the test tube racks according to the system priority instructions, so that the aim of meeting different detection requirements according to the user requirements is fulfilled.
In one possible design, the task to be performed includes a rack buffer for each analyzer.
In one possible design, scheduling the test tube rack to a designated matching analyzer according to the efficiency priority instructions and all the tasks to be performed includes:
acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
screening out a first ranking test tube rack with the most front ranking on the transportation module from all tasks to be executed;
judging whether the buffer storage amount of the test tube rack to be tested corresponding to each matching analyzer reaches the corresponding buffer storage threshold value, if so, entering the next step, and if not, controlling the first ranking test tube rack to be conveyed to any matching analyzer with the minimum buffer storage amount of the test tube rack to be tested;
controlling the first ranking test tube rack to be conveyed to a cache module;
and controlling the cache module to start an inner loop, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
In one possible design, scheduling the test tube rack to a designated matching analyzer according to the time priority instruction and all the tasks to be executed includes:
acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
screening out a first time sequence test tube rack with the most front time when the test tube racks enter the sample loading module from all the test tube racks;
judging whether the buffer storage amount of the to-be-tested test tube rack corresponding to each matching analyzer reaches a corresponding buffer threshold value, if so, entering the next step, otherwise, determining a target analyzer corresponding to the first time sequence test tube rack according to the to-be-tested test tube rack buffer storage amount corresponding to each matching analyzer, and then controlling the first time sequence test tube rack to be conveyed to the corresponding target analyzer;
controlling the first time sequence test tube rack to be conveyed to a cache module;
and controlling the cache module to close the internal circulation, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
In one possible design, determining the target analyzer corresponding to the first time-sequence test tube rack according to the buffer storage amount of the to-be-tested tube rack corresponding to each matching analyzer includes:
comparing the buffer storage amount of the test tube rack to be tested corresponding to each matching analyzer to obtain the matching analyzer with the minimum buffer storage amount of the test tube rack to be tested;
and identifying the matching analyzer with the minimum buffer storage amount of the test tube rack to be tested as the target analyzer corresponding to the first time sequence test tube rack.
In one possible design, determining, in each analyzer, at least one matching analyzer supporting the test tube rack detection according to the information of the item to be detected of the test tube rack and the information of the detectable item of each analyzer includes:
and judging whether the to-be-detected item information of the test tube rack is matched with the detectable item information of the analyzers, if so, determining at least one matched analyzer supporting the test tube rack detection in each analyzer, and if not, controlling the test tube rack to be conveyed to the sample unloading module.
In a second aspect, the present invention provides a method for dynamically scheduling pipelines, which is used for implementing any one of the above methods for dynamically scheduling pipelines; the pipeline dynamic scheduling system comprises:
the test tube rack scanning information acquisition unit is used for acquiring the scanning information of the test tube rack;
the test tube rack comprises a to-be-tested item information acquisition unit, a to-be-tested item information acquisition unit and a to-be-tested item information acquisition unit, wherein the to-be-tested item information acquisition unit is in communication connection with the test tube rack scanning information acquisition unit and is used for acquiring to-be-tested item information of the test tube rack according to the scanning information;
the detectable item information acquisition unit is used for acquiring detectable item information of each analyzer;
the matching analyzer determining unit is respectively in communication connection with the item information to be detected acquiring unit and the detectable item information acquiring unit and is used for determining at least one matching analyzer supporting the detection of the test tube rack in each analyzer according to the item information to be detected of the test tube rack and the detectable item information of each analyzer;
the to-be-executed task obtaining unit is used for obtaining all to-be-executed tasks;
the user instruction receiving unit is used for receiving a system priority instruction input by a user;
and the scheduling control unit is respectively in communication connection with the matching analyzer determining unit, the to-be-executed task acquiring unit and the user instruction receiving unit, and is used for scheduling the test tube rack to the specified matching analyzer according to the system priority instruction and all the to-be-executed tasks.
In a third aspect, the present invention provides an electronic device, comprising:
a memory for storing computer program instructions; and the number of the first and second groups,
a processor for executing the computer program instructions to perform the operations of any of the above described methods for dynamic scheduling of pipelines.
In a fourth aspect, the present invention provides a computer-readable storage medium storing computer-readable computer program instructions, characterized in that: the computer program instructions are configured to perform the operations of any of the above described pipeline dynamic scheduling methods when executed.
Drawings
FIG. 1 is a flow chart of a method for dynamic scheduling of pipelines in the present invention;
FIG. 2 is a schematic diagram of an application scenario in the present invention;
FIG. 3 is a block diagram of a pipelined dynamic scheduling system of the present invention;
fig. 4 is a block diagram of an electronic device in the present invention.
Detailed Description
The invention is further described with reference to the following figures and specific embodiments.
It should be understood that, for the term "and/or" as may appear herein, it is merely an associative relationship that describes an associated object, meaning that three relationships may exist, e.g., a and/or B may mean: a exists alone, B exists alone, and A and B exist at the same time.
It should also be noted that, in some alternative implementations, the functions/acts noted may occur out of the order noted in the figures. For example, two figures shown in succession may, in fact, be executed substantially concurrently, or the figures may sometimes be executed in the reverse order, depending upon the functionality/acts involved.
Example 1:
the first aspect of this embodiment provides a method for dynamically scheduling a pipeline, which may be, but is not limited to, executed by a Computer device or a virtual machine having certain computing resources, for example, executed by an electronic device such as a Personal Computer (PC, which refers to a multipurpose Computer with a size, price, and performance suitable for Personal use; a desktop Computer, a notebook Computer, a mini-notebook Computer, a tablet Computer, a super Computer, etc. all belong to a Personal Computer), a smart phone, a Personal digital assistant (PAD), or a wearable device, or executed by a virtual machine, so as to adjust a scheduling method of a test tube rack.
As shown in fig. 1, a method for dynamically scheduling a pipeline may include, but is not limited to, the following steps:
s1, acquiring scanning information of a test tube rack, and acquiring information of a to-be-tested item of the test tube rack according to the scanning information; wherein the test tube rack contains at least one sample;
s2, detectable item information of each analyzer is obtained;
s3, determining at least one matching analyzer supporting the test tube rack to detect in each analyzer according to the to-be-detected item information of the test tube rack and the detectable item information of each analyzer;
in step S3, determining, in each analyzer, at least one matching analyzer that supports the test tube rack detection, according to the to-be-detected item information of the test tube rack and the detectable item information of each analyzer, includes:
and judging whether the to-be-detected item information of the test tube rack is matched with the detectable item information of the analyzers, if so, determining at least one matched analyzer supporting the test tube rack detection in each analyzer, and if not, controlling the test tube rack to be conveyed to the sample unloading module.
S4, acquiring all tasks to be executed;
specifically, in step S4, the task to be executed includes rack buffer storage amounts of the analyzers.
It should be understood that, in this embodiment, the tasks to be executed further include all schedulable paths of the test tube rack, the test tube rack to be tested may be scheduled to the matching analyzer whose buffer storage amount of the test tube rack does not reach the buffer threshold value, the task of scheduling the test tube rack to be tested to the buffer module, and the task of scheduling the test tube rack to be recovered to the sample unloading module.
S5, receiving a system priority instruction input by a user, and scheduling the test tube rack to a specified matching analyzer according to the system priority instruction and all tasks to be executed; wherein the system priority instructions include efficiency priority instructions and time priority instructions.
In step S5, scheduling the test tube rack to a designated matching analyzer according to the efficiency priority instruction and all the tasks to be executed includes:
A1. acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
A2. screening out a first ranking test tube rack with the most front ranking on the transportation module from all tasks to be executed;
A3. judging whether the buffer storage amount of the test tube rack to be tested corresponding to each matching analyzer reaches the corresponding buffer storage threshold value, if so, entering the step A4, and if not, controlling the first ranking test tube rack to be conveyed to any matching analyzer with the minimum buffer storage amount of the test tube rack to be tested;
A4. controlling the first ranking test tube rack to be conveyed to a cache module;
A5. and controlling the cache module to start an inner loop, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
It should be noted that the buffer module is controlled to start the inner loop, that is, an inner loop scheduling mechanism is executed between the buffer sample loading module and the buffer sample unloading module, so as to prevent the test tube rack in the buffer module from being blocked all the time. The activity of the sample rack can be kept by executing the internal circulation, and when the buffer storage amount of the to-be-tested rack of the matching analyzer is reduced, the first ranking test rack in the buffer module can be preferentially scheduled to reach the first ranking, so that the to-be-tested rack can be timely conveyed to the corresponding matching analyzer.
Specifically, after the first rack-off test tube rack is conveyed to the buffer module, the test tube rack arranged behind the original first rack-off test tube rack can be updated to the first rack-off test tube rack, and the test tube rack buffer inventory in the target analyzer corresponding to the first rack-off test tube rack is conveyed to the target analyzer corresponding to the first rack-off test tube rack or conveyed to the buffer module, which is not repeated herein.
Specifically, when the system priority instruction is an efficiency priority instruction, according to a preset efficiency priority rule, all the test tube racks are controlled to be conveyed to the corresponding target analyzers, for example, the following steps are performed:
analyzer a supports the test item (C + D + R), analyzer B supports the test item (C + D), and analyzer C supports the test item (C + D). At the moment, the detection item of the test tube rack (001) is (C + D + R), but the buffer memory of the sample injection area of the analyzer A reaches the threshold value (full), and the analyzer A cannot accept a new test tube rack temporarily;
the detection items of the test tube rack (002) are (C + D), the test tube rack (002) can be dispatched to the analyzer B or the analyzer C for measurement, but at the moment, the test tube rack (002) cannot enter the main track because the test tube rack (001) blocks the test tube rack (002), so that the test tube rack (002) cannot be dispatched to the analyzer B or the analyzer C for measurement;
the dispatching system triggers efficiency priority, can schedule test-tube rack (001) to the buffer memory and advance kind module to let test-tube rack (002) can get into the main orbit, then schedule and measure to analysis appearance B, thereby guaranteed the measurement of analysis appearance efficiency, the test-tube rack that has the awaiting measuring in the system can not appear, the analysis appearance can not in time measured scene.
In particular, when a doctor collects a good sample during the day and performs a sample test at night, often no patient is queued for sample results. The doctor needs to make the system process the sample as much as possible in a certain time, and the efficiency of the pipeline system reaches the maximum, so that the analyzer can process the sample with the maximum efficiency. In this case, the doctor can set the pipeline system as an efficiency-first scheduling strategy, and the system can preferentially meet the strategy of the analyzer test for scheduling, so that the system can process as many samples as possible within a fixed time.
In step S5, scheduling the test tube rack to a designated matching analyzer according to the time priority instruction and all the tasks to be executed includes:
B1. acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
B2. screening out a first time sequence test tube rack with the most front time when the test tube racks enter the sample loading module from all the test tube racks;
B3. judging whether the buffer storage amount of the to-be-tested tube rack corresponding to each matching analyzer reaches a corresponding buffer storage threshold value, if so, entering step B4, otherwise, determining a target analyzer corresponding to the first time sequence tube rack according to the to-be-tested tube rack buffer storage amount corresponding to each matching analyzer, and then controlling the first time sequence tube rack to be conveyed to the corresponding target analyzer;
B4. controlling the first time sequence test tube rack to be conveyed to a cache module;
B5. and controlling the cache module to close the internal circulation, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
It should be noted that, the control buffer module closes the inner loop, and may preferentially schedule the test tube rack entering the earliest system (i.e., the first time-series test tube rack) to the target analyzer when the buffer amount of the matching analyzer is reduced.
Specifically, when the system priority instruction is a time priority instruction, the requirement of the sample measurement sequence is taken as the optimal scheduling, the sample measurement sequence is preferentially ensured to be firstly measured, and the test tube rack which is firstly placed into the releasing module is preferentially scheduled to be preferentially measured. According to a preset time priority rule, screening out a first time sequence test tube rack with the most time before entering a sample loading module from all test tube racks, determining a target analyzer corresponding to the first time sequence test tube rack, and then controlling the first time sequence test tube rack to preferentially convey to the corresponding target analyzer, for example:
specifically, when a doctor detects a sample for a patient in a hospital in the daytime, the patient may wait for a sample result in line, and at this time, the first-in first-out order of the sample needs to be emphasized to meet the requirement that the patient can take the detection result according to the detection sequence, so that the pipeline also needs to perform priority scheduling processing on the first-in sample. At the moment, a doctor can set a time priority scheduling strategy for the assembly line, and the system can schedule according to the time priority of the samples, namely the test tube rack which enters the system first schedules the first-in first-out detection result and the priority result are emphasized.
As in the initial scenario of the efficiency priority instruction, analyzer a supports the detection item (C + D + R), analyzer B supports the detection item (C + D), and analyzer C supports the detection item (C + D). At the moment, the detection item of the test tube rack (001) is (C + D + R), but the buffer memory of the sample injection area of the analyzer A reaches the threshold value (full), and the analyzer A cannot accept a new test tube rack temporarily;
the detection items of the test tube rack (002) are (C + D), the test tube rack (002) can be dispatched to the analyzer B or the analyzer C for measurement, but at the moment, the test tube rack (002) cannot enter the main track because the test tube rack (001) blocks the test tube rack (002), so that the test tube rack (002) cannot be dispatched to the analyzer B or the analyzer C for measurement;
the trigger time of the dispatching system is prior, the system dispatches the test tube rack (001) to the analyzer A after the sample introduction buffer area of the analyzer A is reduced by 1, and then dispatches the test tube rack (002) to the analyzer B to finish the measurement. Thereby ensuring first-in-first measurements.
The method for the dynamic scheduling system of the assembly line is used for scheduling the test tube racks to perform detection analysis on samples in the test tube racks according to user requirements, and during implementation, a user can dynamically adjust a scheduling strategy to modify scheduled priority instructions and schedule all the test tube racks according to the system priority instructions, so that the purpose of meeting different detection requirements according to the user requirements is achieved.
The method for dynamically scheduling pipelines in this embodiment may be applied, but not limited to, in an application scenario, as shown in fig. 2, where the application scenario includes a storage module, a sample loading module, a sample unloading module, a reading module, a transportation module, a main control module, and a cache module, where,
the storage module is used for storing sample detection item information, target analyzers corresponding to all the sample detection item information and a sample detection result report sheet; it should be noted that, a sample on one test tube rack may need to be tested for multiple items, and the detectable items of different analyzers are different, so that the sample on the test tube rack needs to be sent to a designated analyzer according to the information of the sample testing items;
the sample loading module is used for receiving a test tube rack loaded with a sample to be detected so as to facilitate sample scheduling;
the sample unloading module is used for recovering the test tube rack after the samples loaded in the test tube rack are detected so as to be convenient for manually taking away the test tube rack for subsequent treatment;
the reading module is used for scanning the test tube rack loaded with the sample to be detected after the test tube rack is placed in the sample loading module to obtain scanning information, so that the main control module can conveniently obtain the information of the sample to be detected item and the target analyzer corresponding to the test tube rack from the storage module according to the scanning information; specifically, in this embodiment, the reading module may, but is not limited to, scan a barcode or a two-dimensional code on the test tube rack, and the obtained scanning information may, but is not limited to, encode data for the sample;
the transportation module is used for transporting the test tube rack loaded with the samples to be detected to the corresponding analyzer according to the corresponding information of the items to be detected of the samples, so that the samples to be detected on the test tube rack can be detected by the corresponding analyzer; the sample unloading module is also used for transporting the test tube rack to the sample unloading module after the samples loaded in the test tube rack are detected;
specifically, the transport module comprises:
the main track is positioned at the sample inlet part of the sample loading module, the sample outlet part of the reading module, the sample inlet part and the sample outlet part of the analyzer, the sample inlet part of the sample unloading module, the sample inlet part of the cache sample inlet module and the sample outlet part of the cache sample outlet module; in this embodiment, the main track is located at the front of the pipeline system;
the secondary track is positioned at the sample outlet part of the sample loading module, the sample inlet part of the reading module, the sample outlet part of the sample unloading module, the sample outlet part of the cache sample inlet module and the sample inlet part of the cache sample outlet module; in this embodiment, the secondary track is located at the rear of the pipeline system.
The sample injection buffer area is used for storing the test tube rack to be detected on the main track but cannot be processed by the analyzer in time; for example, when needing to send into the corresponding analysis appearance to the test-tube rack that loads the sample that waits to detect and examine, if the sample on other test-tube racks is being detected to the analysis appearance that corresponds, then unable immediately schedule this test-tube rack to the analysis appearance that corresponds, host system can drive the main track this test-tube rack and transport this test-tube rack to advance a kind buffer zone temporary storage this moment, when waiting that the analysis appearance that corresponds can examine it, host system can remove the test-tube rack on the buffer zone of advancing a kind to the analysis appearance that corresponds.
And the sample outlet buffer area is used for storing the test tube rack which is to be recovered but cannot be processed in time by the sample unloading module after the samples loaded in the test tube rack are detected. For example, when the test tube rack on which samples are all detected needs to be recovered, if the sample unloading module is full of the test tube rack, the test tube rack cannot be immediately dispatched to the sample unloading module, at the moment, the main control module can drive the test tube rack detected by the analyzer to be transported to the sample outlet buffer area for temporary storage, and when the sample unloading module has a spare position, the main control module can transport the test tube rack to the sample unloading module through the main track.
The main track and the secondary track are both bidirectional tracks, namely, the main track and the secondary track can run bidirectionally, so that the test tube rack can be regulated and controlled in multiple modes. It should be understood that the primary track and the secondary track are both implemented by belts, which is prior art and will not be described herein.
In this embodiment, for improving the holistic conveying efficiency of transportation module, the time track is divided into the portion of appearance that goes out that is located the module of getting an appearance, reads the portion of getting an appearance of module to and unload the first track of the portion of appearance that goes out of the module of appearance, still divide into the portion of getting an appearance that is located the buffering and advances the module of appearance, and the second track of the portion of getting an appearance of buffering out of the module.
The main control module is used for acquiring the scanning information obtained by the reading module and acquiring the information of the sample to-be-detected item corresponding to the test tube rack from the storage module according to the scanning information; the test tube rack is also used for matching the test tube rack to a corresponding target analyzer according to the sample to-be-tested item information corresponding to the specified test tube rack; and is also used for driving the transportation module to operate. It should be noted that the master control module plays a role in performing the same scheduling on the dynamic scheduling system of the pipeline.
The cache module comprises:
the buffer sample introduction module is used for storing the test tube rack to be detected and/or the detected test tube rack which cannot be processed by the sample unloading module in time, wherein the test tube rack cannot be processed by the analyzer in time; for example, when a detected test tube rack needs to be recovered, if the transport module cannot immediately schedule the test tube rack to the sample unloading module due to busy transportation, the main control module can drive the main track in the transport module to schedule the test tube rack to the buffer sample injection module for temporary storage, and the module to be transported can schedule the test tube rack to the sample unloading module;
the buffer sample outlet module receives and stores the buffer sample inlet module output to be detected and/or detected test tube racks so as to facilitate the test tube racks to be detected to be transported to the corresponding analyzers through the main control module and/or the detected test tube racks to be transported to the sample unloading module.
It should be noted that the sample-injection buffer sample-injection module and the buffer sample-output module are combined modules, and are used in combination in a dynamic scheduling system of an assembly line. In this embodiment, the test tube rack may enter the buffer module through the buffer sample introduction module, then reach the buffer sample discharge module through the inner loop (the second orbit), and then wait for the scheduling of the main control module.
When the application scene executes the pipeline dynamic scheduling method, the method comprises the following steps:
the sample loading module receives the test tube rack loaded with the sample to be detected, and then transports the test tube rack loaded with the sample to be detected to the reading module;
the reading module scans the test tube rack to obtain scanning information and sends the scanning information to the main control module;
the main control module acquires the scanning information, and then acquires the sample to-be-detected item information and the target analyzer corresponding to the test tube rack from the storage module according to the scanning information;
the main control module judges whether an analyzer matched with a corresponding target analyzer exists in all the analyzers in the scene or not, if yes, the next step is carried out, and if not, the main control module conveys the test tube rack to the sample unloading module through the transportation module;
the main control module acquires all tasks to be executed of the assembly line dynamic scheduling system;
the main control module receives a system priority order input by a user; if the system priority instruction is an efficiency priority instruction, the main control module controls all test tube racks in the task to be executed to be conveyed to corresponding target analyzers for detection through the transportation module according to a preset efficiency priority rule; if the system priority instruction is a time priority instruction, the main control module screens out a first time sequence test tube rack with the most time before entering the sample loading module from all the test tube racks according to a preset time priority rule, determines a target analyzer corresponding to the first time sequence test tube rack, and then controls the first time sequence test tube rack to be preferentially conveyed to the corresponding target analyzer through the transportation module for detection.
Wherein the efficiency priority comprises a time priority and a path priority. So as to determine whether to follow the time priority principle or the efficiency priority principle when all the test tube racks are conveyed to the corresponding target detectors.
Example 2:
the embodiment provides a dynamic scheduling system for a pipeline, which is used for implementing the dynamic scheduling method for the pipeline in the embodiment 1; as shown in fig. 3, the pipeline dynamic scheduling system includes:
the test tube rack scanning information acquisition unit is used for acquiring the scanning information of the test tube rack;
the test tube rack comprises a to-be-tested item information acquisition unit, a to-be-tested item information acquisition unit and a to-be-tested item information acquisition unit, wherein the to-be-tested item information acquisition unit is in communication connection with the test tube rack scanning information acquisition unit and is used for acquiring to-be-tested item information of the test tube rack according to the scanning information;
the detectable item information acquisition unit is used for acquiring detectable item information of each analyzer;
the matching analyzer determining unit is respectively in communication connection with the item information to be detected acquiring unit and the detectable item information acquiring unit and is used for determining at least one matching analyzer supporting the detection of the test tube rack in each analyzer according to the item information to be detected of the test tube rack and the detectable item information of each analyzer;
the to-be-executed task obtaining unit is used for obtaining all to-be-executed tasks;
the user instruction receiving unit is used for receiving a system priority instruction input by a user;
and the scheduling control unit is respectively in communication connection with the matching analyzer determining unit, the to-be-executed task acquiring unit and the user instruction receiving unit, and is used for scheduling the test tube rack to the specified matching analyzer according to the system priority instruction and all the to-be-executed tasks.
Example 3:
on the basis of embodiment 1 or 2, this embodiment discloses an electronic device, and this device may be a smart phone, a tablet computer, a notebook computer, a desktop computer, or the like. The electronic device may be referred to as a device for a terminal, a portable terminal, a desktop terminal, or the like, and as shown in fig. 4, the electronic device includes:
a memory for storing computer program instructions; and the number of the first and second groups,
a processor for executing the computer program instructions to perform the operations of the method for dynamic scheduling of pipelines as described in any of embodiment 1.
In particular, the processor 301 may include one or more processing cores, such as a 4-core processor, an 8-core processor, and so on. The processor 301 may be implemented in at least one hardware form of a DSP (Digital Signal Processing), an FPGA (Field-Programmable Gate Array), and a PLA (Programmable Logic Array). The processor 301 may also include a main processor and a coprocessor, where the main processor is a processor for Processing data in an awake state, and is also called a Central Processing Unit (CPU); a coprocessor is a low power processor for processing data in a standby state. In some embodiments, the processor 301 may be integrated with a GPU (Graphics Processing Unit), which is responsible for rendering and drawing the content required to be displayed on the display screen.
In some embodiments, the terminal may further include: a communication interface 303 and at least one peripheral device. The processor 301, the memory 302 and the communication interface 303 may be connected by a bus or signal lines. Various peripheral devices may be connected to communication interface 303 via a bus, signal line, or circuit board. Specifically, the peripheral device includes: at least one of radio frequency circuitry 304, a display screen 305, and a power source 306.
The communication interface 303 may be used to connect at least one peripheral device related to I/O (Input/Output) to the processor 301 and the memory 302. In some embodiments, processor 301, memory 302, and communication interface 303 are integrated on the same chip or circuit board; in some other embodiments, any one or two of the processor 301, the memory 302 and the communication interface 303 may be implemented on a single chip or circuit board, which is not limited in this embodiment.
The Radio Frequency circuit 304 is used for receiving and transmitting RF (Radio Frequency) signals, also called electromagnetic signals. The radio frequency circuitry 304 communicates with communication networks and other communication devices via electromagnetic signals.
The display screen 305 is used to display a UI (User Interface). The UI may include graphics, text, icons, video, and any combination thereof.
The power supply 306 is used to power various components in the electronic device.
Example 4:
on the basis of any embodiment of embodiments 1 to 3, this embodiment discloses a computer-readable storage medium for storing computer-readable computer program instructions configured to, when executed, perform the operations of the pipeline dynamic scheduling method according to embodiment 1.
It should be noted that the functions described herein, if implemented in software functional units and sold or used as a stand-alone product, may be stored in a non-volatile computer-readable storage medium executable by a processor. Based on such understanding, the technical solution of the present invention may be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a server, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and other various media capable of storing program codes.
The above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: modifications of the technical solutions described in the embodiments or equivalent replacements of some technical features may still be made. And such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Finally, it should be noted that the present invention is not limited to the above alternative embodiments, and that various other forms of products can be obtained by anyone in light of the present invention. The above detailed description should not be taken as limiting the scope of the invention, which is defined in the claims, and which the description is intended to be interpreted accordingly.
Claims (9)
1. A method for dynamically scheduling a pipeline is characterized in that: the method comprises the following steps:
acquiring scanning information of a test tube rack, and acquiring information of a to-be-detected item of the test tube rack according to the scanning information;
acquiring detectable item information of each analyzer;
determining at least one matching analyzer supporting the test tube rack detection in each analyzer according to the to-be-detected item information of the test tube rack and the detectable item information of each analyzer;
acquiring all tasks to be executed;
receiving a system priority instruction input by a user, and scheduling the test tube rack to a specified matching analyzer according to the system priority instruction and all tasks to be executed; wherein the system priority instructions include efficiency priority instructions and time priority instructions.
2. The method for dynamically scheduling pipelines according to claim 1, wherein: the task to be executed comprises the buffer storage amount of the test tube rack to be tested of each analyzer.
3. The method of claim 2, wherein: according to the efficiency priority order and all the tasks to be executed, the test tube rack is dispatched to a specified matching analyzer, and the method comprises the following steps:
acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
screening out a first ranking test tube rack with the most front ranking on the transportation module from all tasks to be executed;
judging whether the buffer storage amount of the test tube rack to be tested corresponding to each matching analyzer reaches the corresponding buffer storage threshold value, if so, entering the next step, and if not, controlling the first ranking test tube rack to be conveyed to any matching analyzer with the minimum buffer storage amount of the test tube rack to be tested;
controlling the first ranking test tube rack to be conveyed to a cache module;
and controlling the cache module to start an inner loop, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
4. The method of claim 2, wherein: scheduling the test tube rack to a designated matching analyzer according to the time priority instruction and all the tasks to be executed, comprising:
acquiring the buffer storage amount of the to-be-tested pipe frame corresponding to each matching analyzer;
screening out a first time sequence test tube rack with the most front time when the test tube racks enter the sample loading module from all the test tube racks;
judging whether the buffer storage amount of the to-be-tested test tube rack corresponding to each matching analyzer reaches a corresponding buffer threshold value, if so, entering the next step, otherwise, determining a target analyzer corresponding to the first time sequence test tube rack according to the to-be-tested test tube rack buffer storage amount corresponding to each matching analyzer, and then controlling the first time sequence test tube rack to be conveyed to the corresponding target analyzer;
controlling the first time sequence test tube rack to be conveyed to a cache module;
and controlling the cache module to close the internal circulation, and obtaining the cache amount of the to-be-tested pipe racks corresponding to each matching analyzer again until all the pipe racks are conveyed to the corresponding matching analyzers.
5. The method of claim 4, wherein: determining the target analyzer corresponding to the first time sequence test tube rack according to the buffer inventory of the test tube rack to be tested corresponding to each matching analyzer, wherein the target analyzer comprises:
comparing the buffer storage amount of the test tube rack to be tested corresponding to each matching analyzer to obtain the matching analyzer with the minimum buffer storage amount of the test tube rack to be tested;
and identifying the matching analyzer with the minimum buffer storage amount of the test tube rack to be tested as the target analyzer corresponding to the first time sequence test tube rack.
6. The method for dynamically scheduling pipelines according to claim 1, wherein: according to the item information to be detected of the test tube rack and the detectable item information of each analyzer, at least one matching analyzer supporting the test tube rack detection is determined in each analyzer, and the method comprises the following steps:
and judging whether the to-be-detected item information of the test tube rack is matched with the detectable item information of the analyzers, if so, determining at least one matched analyzer supporting the test tube rack detection in each analyzer, and if not, controlling the test tube rack to be conveyed to the sample unloading module.
7. A pipelined dynamic scheduling system, comprising: for implementing the method of pipeline dynamic scheduling according to any of claims 1 to 6; the pipeline dynamic scheduling system comprises:
the test tube rack scanning information acquisition unit is used for acquiring the scanning information of the test tube rack;
the test tube rack comprises a to-be-tested item information acquisition unit, a to-be-tested item information acquisition unit and a to-be-tested item information acquisition unit, wherein the to-be-tested item information acquisition unit is in communication connection with the test tube rack scanning information acquisition unit and is used for acquiring to-be-tested item information of the test tube rack according to the scanning information;
the detectable item information acquisition unit is used for acquiring detectable item information of each analyzer;
the matching analyzer determining unit is respectively in communication connection with the item information to be detected acquiring unit and the detectable item information acquiring unit and is used for determining at least one matching analyzer supporting the detection of the test tube rack in each analyzer according to the item information to be detected of the test tube rack and the detectable item information of each analyzer;
the to-be-executed task obtaining unit is used for obtaining all to-be-executed tasks;
the user instruction receiving unit is used for receiving a system priority instruction input by a user;
and the scheduling control unit is respectively in communication connection with the matching analyzer determining unit, the to-be-executed task acquiring unit and the user instruction receiving unit, and is used for scheduling the test tube rack to the specified matching analyzer according to the system priority instruction and all the to-be-executed tasks.
8. An electronic device, characterized in that: the method comprises the following steps:
a memory for storing computer program instructions; and the number of the first and second groups,
a processor for executing the computer program instructions to perform the operations of the method of pipelined dynamic scheduling of any of claims 1 to 6.
9. A computer-readable storage medium storing computer-readable computer program instructions, characterized in that: the computer program instructions are configured to perform the operations of the method of any of claims 1 to 6 when executed.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111657022.1A CN114296903B (en) | 2021-12-30 | 2021-12-30 | Dynamic scheduling method and system for assembly line, electronic equipment and medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111657022.1A CN114296903B (en) | 2021-12-30 | 2021-12-30 | Dynamic scheduling method and system for assembly line, electronic equipment and medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114296903A true CN114296903A (en) | 2022-04-08 |
| CN114296903B CN114296903B (en) | 2023-02-07 |
Family
ID=80972696
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111657022.1A Active CN114296903B (en) | 2021-12-30 | 2021-12-30 | Dynamic scheduling method and system for assembly line, electronic equipment and medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114296903B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116466683A (en) * | 2023-04-19 | 2023-07-21 | 巴斯夫一体化基地(广东)有限公司 | Method and device for controlling test tasks |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013079869A1 (en) * | 2011-12-02 | 2013-06-06 | Ier Systems | Method and system for assigning a task to be carried out to an operator from among a plurality of operators, and installation for automated renting of vehicles deploying such a method and system |
| CN109508819A (en) * | 2018-10-26 | 2019-03-22 | 迈克医疗电子有限公司 | A kind of method and apparatus of orbits controlling |
| CN109911542A (en) * | 2019-01-29 | 2019-06-21 | 迈克医疗电子有限公司 | A kind of dispatching method and device of pipelining equipment |
| CN110967503A (en) * | 2018-09-30 | 2020-04-07 | 深圳迈瑞生物医疗电子股份有限公司 | Sample injection scheduling method and device, analysis and detection system and storage medium |
| CN111351948A (en) * | 2018-12-24 | 2020-06-30 | 深圳迈瑞生物医疗电子股份有限公司 | Sample detection method, sample detection device and storage medium |
| CN112782412A (en) * | 2019-11-01 | 2021-05-11 | 深圳迈瑞生物医疗电子股份有限公司 | Sample priority setting method, sample priority testing method and sample analysis system |
-
2021
- 2021-12-30 CN CN202111657022.1A patent/CN114296903B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2013079869A1 (en) * | 2011-12-02 | 2013-06-06 | Ier Systems | Method and system for assigning a task to be carried out to an operator from among a plurality of operators, and installation for automated renting of vehicles deploying such a method and system |
| CN110967503A (en) * | 2018-09-30 | 2020-04-07 | 深圳迈瑞生物医疗电子股份有限公司 | Sample injection scheduling method and device, analysis and detection system and storage medium |
| CN109508819A (en) * | 2018-10-26 | 2019-03-22 | 迈克医疗电子有限公司 | A kind of method and apparatus of orbits controlling |
| CN111351948A (en) * | 2018-12-24 | 2020-06-30 | 深圳迈瑞生物医疗电子股份有限公司 | Sample detection method, sample detection device and storage medium |
| CN109911542A (en) * | 2019-01-29 | 2019-06-21 | 迈克医疗电子有限公司 | A kind of dispatching method and device of pipelining equipment |
| CN112782412A (en) * | 2019-11-01 | 2021-05-11 | 深圳迈瑞生物医疗电子股份有限公司 | Sample priority setting method, sample priority testing method and sample analysis system |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116466683A (en) * | 2023-04-19 | 2023-07-21 | 巴斯夫一体化基地(广东)有限公司 | Method and device for controlling test tasks |
| CN116466683B (en) * | 2023-04-19 | 2023-12-12 | 巴斯夫一体化基地(广东)有限公司 | Method and device for controlling test tasks |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114296903B (en) | 2023-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114324927B (en) | Pipeline starting method, system, electronic equipment and medium | |
| US10664283B2 (en) | Computing system and controller thereof | |
| US20120005462A1 (en) | Hardware Assist for Optimizing Code During Processing | |
| CN111392402B (en) | Automatic grabbing method, device, equipment and storage medium | |
| US8352946B2 (en) | Managing migration ready queue associated with each processor based on the migration ready status of the tasks | |
| GB2538494A (en) | Processing queue management | |
| US20050036913A1 (en) | Analyzer, conveyance device, and transport anomaly determination method | |
| CN110297096A (en) | A kind of sample dispatching method, device, terminal device and medium | |
| CN114296903B (en) | Dynamic scheduling method and system for assembly line, electronic equipment and medium | |
| WO2017051642A1 (en) | Specimen inspection automation system | |
| US10564691B2 (en) | Reducing power consumption in a multi-slice computer processor | |
| US10970079B2 (en) | Parallel dispatching of multi-operation instructions in a multi-slice computer processor | |
| CN111351948A (en) | Sample detection method, sample detection device and storage medium | |
| CN110825440A (en) | Instruction execution method and device | |
| US20200057635A1 (en) | Information processing apparatus, information processing method and program | |
| US8539453B2 (en) | Autonomic I/O tracing and performance tuning | |
| CN110825437A (en) | Method and apparatus for processing data | |
| US20110066820A1 (en) | Overflow handling of speculative store buffers | |
| WO2021087972A1 (en) | Sample analysis system and sample scheduling method therefor | |
| CN101371223A (en) | Early conditional selection of an operand | |
| JP6340245B2 (en) | Automatic analyzer | |
| US9645637B2 (en) | Managing a free list of resources to decrease control complexity and reduce power consumption | |
| US10635444B2 (en) | Shared compare lanes for dependency wake up in a pair-based issue queue | |
| CN114694809B (en) | Test task obtaining method and device, electronic equipment and storage medium | |
| CN111026989B (en) | Page loading time detection method and device and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |