CN114095300B - Data reading and writing method and device with self-adaptive rate - Google Patents
Data reading and writing method and device with self-adaptive rate Download PDFInfo
- Publication number
- CN114095300B CN114095300B CN202111324729.0A CN202111324729A CN114095300B CN 114095300 B CN114095300 B CN 114095300B CN 202111324729 A CN202111324729 A CN 202111324729A CN 114095300 B CN114095300 B CN 114095300B
- Authority
- CN
- China
- Prior art keywords
- baud rate
- data
- slave device
- bit
- identification frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/4013—Management of data rate on the bus
- H04L12/40136—Nodes adapting their rate to the physical link properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/4013—Management of data rate on the bus
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention discloses a data read-write method with self-adaptive rate, which comprises the following steps: s1: after the slave device is powered on, identifying the start bit of the frame according to the baud rate from the master device, and calculating the baud rate of the start bit; s2: the slave device receives the data bit of the baud rate identification frame and judges the validity of the baud rate identification frame; s3: calculating an average baud rate of data bits of the baud rate identification frame by the slave device, and storing the average baud rate; s4: the slave device generates a baud rate clock according to the average baud rate; s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, and the slave device acquires the read-write command frame and judges whether the master device performs a read or write action; s6: the slave device cooperates with the master device to complete a read or write operation. The invention obtains and verifies the baud rate by utilizing the baud rates of the start bit and the data bit, and ensures the correctness and expandability of the self-adaptive rate by utilizing the preset value; moreover, the slave equipment is self-adaptive to the master equipment, so that the application range is wide and the operation is convenient.
Description
Technical Field
The invention relates to a data reading and writing method and equipment with self-adaptive rate, and belongs to the technical field of computers.
Background
The Chinese patent application 201910317377.2 entitled "Multi-Module Multi-baud Rate adaptive high speed serial asynchronous communication solution" discloses a Multi-Module Multi-baud Rate adaptive high speed serial asynchronous communication solution, wherein a host module and a slave module are connected through a high speed serial asynchronous communication module; and adopting a master-slave half-duplex high-speed serial asynchronous communication mode with one-to-one answer, predefining the baud rate of the host modules, detecting the baud rate of different host modules by the slave modules through a baud rate self-adaptive algorithm, and switching to the detected baud rate to realize communication with the corresponding host modules so that one slave module can be suitable for different host modules.
The method comprises the steps that a data interaction channel is established between a host module and a slave module, the host module sends data to the slave module at regular time, after the slave module receives the data, the received data is checked and analyzed, and the data is fed back, so that half-duplex communication between the host module and the slave module is realized; the host modules employ predefined baud rates, different types of host modules defining different baud rates with baud rate information in the frame header signal, the baud rate information being represented by a low level width in the frame header signal. The slave module recognizes the baud rate of different host modules by detecting the low-level width, so that the slave module dynamically detects the frame head signal of each frame of data in real time, thereby realizing the replacement of the host module on the premise of uninterrupted power supply of the slave module.
Since the method uses the low level width in the frame header signal to judge the baud rate of the signal sent by the host module, if the frame header is sent, the low level width is changed due to interference, and the baud rate judgment is affected. The method is therefore less reliable. Moreover, the method has high requirements on the host module, and only the host module with specific performance can send out accurate low-level pulse width. For example, a 32Mbps rate would require the host to transmit a 48ns low level and an 8Mbps rate would require the host to transmit a 140ns low level. In addition, if the low level used for determining the baud rate of communication is interfered (glitch), the baud rate identified by the slave module according to the low level signal is inaccurate, and thus the anti-interference capability of the method is poor.
And, the frame header width sent by the host module and the baud rate have a fixed corresponding relation, and the slave module can only communicate with the host module through one of a plurality of baud rates included in the fixed corresponding relation, so that the flexibility of self-adaptive rate communication is poor.
Disclosure of Invention
The invention aims to provide a data reading and writing method with self-adaptive rate.
Another technical problem to be solved by the present invention is to provide a data read-write device with self-adaptive rate.
In order to achieve the technical purpose, the invention adopts the following technical scheme:
a data read-write method of self-adaptive rate includes the following steps:
s1: after the slave device is powered on, verifying whether the start bit of the baud rate identification frame from the master device meets the requirement of the minimum duration, and calculating the baud rate of the start bit;
s2: the slave device receives the data bit of the baud rate identification frame and judges the validity of the baud rate identification frame;
s3: calculating an average baud rate of data bits of the baud rate identification frame by the slave device, and storing the average baud rate;
s4: the slave device generates a baud rate clock according to the average baud rate;
s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, and the slave device acquires the read-write command frame and judges whether the master device performs a read or write action;
s6: the slave device cooperates with the master device to complete a read or write operation.
Wherein preferably the data bits of the baud rate identification frame are located after the start bits of the baud rate identification frame;
and the slave equipment verifies the validity of the baud rate identification frame according to the data bit of the baud rate identification frame.
Wherein preferably, the slave device verifies the baud rate validity of the baud rate identification frame by comparing the baud rate of the data bits of the baud rate identification frame with the baud rate of the start bits of the baud rate identification frame.
Preferably, the slave device sequentially obtains the baud rate of each data bit in the baud rate identification frame, compares the baud rate with the baud rate of the start bit of the baud rate identification frame, and judges that the baud rate of the baud rate identification frame is effective if the baud rate of each data bit is 0.5-1.5 times of the baud rate of the start bit.
Wherein preferably, the slave device determines whether the value of the baud rate identifying frame is equal to a predetermined value, to verify the validity of the value of the baud rate identifying frame.
Wherein preferably said slave device automatically reads said predetermined value upon power up.
Wherein preferably the predetermined value is a value such that the baud rate identification frame differs from bit to bit data and the first bit differs from the start bit.
Wherein preferably, the start bit is a low level pulse, and the order of transmitting the baud rate identification frames is from the high order to the low order of the data, then the predetermined value is 0xAA or 0xAAAA; the start bit is a low level pulse and is transmitted from the low bit to the high bit of the data, the predetermined value is 0x55 or 0x5555;
the start bit is a high level pulse, and the order of transmitting the baud rate identification frames is from the high order to the low order of the data, the baud rate identification frames are 0x55 or 0x5555; the start bit is a high level pulse, and the order in which the baud rate identification frames are transmitted is from the low order to the high order of the data, the predetermined value is 0xAA or 0xAAAA.
Preferably, the slave device starts counting after receiving the start bit, and in each clock cycle of the slave device, the count value is +1 until the start bit is over, and then it is determined whether the count result of the counter is greater than a preset value.
An apparatus for an adaptive rate data read-write method, comprising a processor and a memory, wherein the processor reads a computer program in the memory for performing the aforementioned adaptive rate data read-write method.
The invention has the following technical effects: 1) Through verification, the start bit of the baud rate identification frame meets the requirement of minimum duration, so that burrs on the signal line can be filtered; 2) Verifying the accuracy of the baud rate of the data bit for generating the adaptive rate clock by using the baud rate of the start bit of the baud rate identification frame, and combining with the start bit detection to ensure the adaptive adjustment of the communication rate; 3) Verifying the value of the data bit by using a specific preset value, and further maintaining the accuracy of the baud rate; 4) The slave device is adaptive to the master device, so that the level for detecting the baud rate does not need fixed time, the master device is not limited, and the master device is not required to be configured, so that the method is applicable to various master devices, and has wide application range and convenient operation; 5) And the starting bit checking timeout mechanism is utilized to avoid the abnormality of the slave device caused by the non-specification of the master device.
Drawings
Fig. 1 is a schematic frame structure of a baud rate identification frame according to a first embodiment of the present invention;
FIG. 2 is a schematic diagram of a primary device workflow of a first embodiment of the present invention;
FIG. 3 is a schematic diagram of a slave workflow of a first embodiment of the present invention;
FIG. 4 is a schematic diagram of a slave workflow of a second embodiment of the present invention;
fig. 5 is a schematic structural diagram of a slave device according to an embodiment of the present invention.
Detailed Description
The technical contents of the present invention will be described in detail with reference to the accompanying drawings and specific examples.
The method is used for single-wire communication between the master device and the slave device, and the advantage of single-wire communication is that IO resources are saved. The master device and the slave device may be connected through one IO pin. The master device and the slave device are both controller chips, such as a single-chip microcomputer. The master device is a device which actively initiates communication actions, and reads and writes the slave device through a single wire. The slave device is a device that performs a read or write operation to a memory of the slave device based on data transmitted from the master device.
In the method, the slave device generates the clock with the self-adaptive rate by utilizing a frame of data with preset content sent by the master device, and the clock of the slave device is theoretically equal to the baud rate of the data sent and received by the master device, so that the communication can be completed with the master device according to the clock. The invention has the advantages that the stability of the frame of data for generating the clock is doubly verified, so that the generated clock for communication is more accurate, and the device can better adapt to the data reading and writing rate of the master device.
< first embodiment >
As shown in fig. 1-3, the master device reads and writes data to the slave device in the following steps:
1. after the slave device is powered on, the start bit of the frame is identified according to the baud rate from the master device, and the baud rate of the start bit is calculated.
The slave device has not previously communicated with the master device (e.g., the slave device has just been reset, at which time the slave device does not have the baud rate for generating the clock used for communication), and before sending the read/write command, the master device needs to be controlled to send the baud rate identification frame to the slave device, so that the slave device generates the clock according to the baud rate of the baud rate identification frame, and uses the clock to cooperate with the read/write action of the master device.
The format of the baud rate identification frame sent by the master device to the slave device is the same as the format of the frames of other data types sent during the communication, for example, the UART (Universal Asynchronous Receiver/Transmitter, universal asynchronous receiver Transmitter) frame format, the first bit of each frame of data is the start bit, and the last bit of each frame of data is the stop bit.
Fig. 1 is a schematic diagram of a frame format of the present invention. As shown in fig. 1, the effect of the start bit of the baud rate identification frame is different from that of other types of frames, and the slave device can be used to determine whether the baud rate of each bit of data of the baud rate identification frame is correct. The slave device has a baud rate detector for detecting the baud rate of the received signal.
If the default state of the data lines used by the master and slave devices for communication is high level, the start bit of the baud rate identification frame (same as other types of data frames) is set to low level pulse; conversely, if the default state of the data lines used for communication by the master and slave devices is low, the start bit of the baud rate identification frame is set to a high level pulse. In other words, the level of the start bit of the baud rate identification frame is set to be opposite to the level used by default for data communication between the master device and the slave device.
2. And receiving the data bit of the baud rate identification frame from the equipment, and judging the validity of the baud rate identification frame.
The master device transmits the data bits of the baud rate identification frame to the slave device immediately after transmitting the start bits of the baud rate identification frame.
The slave device verifies the validity of the baud rate identification frame according to the received data bit of the baud rate identification frame, including the following two verification aspects:
(1) Slave device verification of baud rate validity of baud rate identification frame
The baud rate detector in the slave device can sequentially acquire the baud rate of each bit of data in the baud rate identification frame and compare the baud rate of the start bit acquired in the previous step to judge whether the baud rate of each bit of data in the baud rate identification frame is valid or not and whether the data of the baud rate identification frame is correct or not.
The baud rate identification frame must not be too large or too small per bit of data compared to the baud rate of the start bit. If the baud rate of each bit of data is 0.5 to 1.5 times the baud rate of the start bit (indicating that the master device is able to transmit data at a more stable baud rate), it is determined that the baud rate of the baud rate identification frame is valid. If any bit does not meet the conditions, the slave device discards the data received from the master device.
(2) The slave device verifies the validity of the value of the baud rate identification frame.
The slave device verifies whether the value of the baud rate identification frame is equal to a predetermined value. The slave device is powered up and automatically reads the predetermined value stored in the register by an automatically running program.
The effective baud rate identification frame may be 8 bits of data or 16 bits (equal to the number of bits per frame of data communicated, if the number of bits per frame of data communicated is 16 bits, the baud rate identification frame is 16 bits). The more the number of bits of the baud rate identification frame, the more accurate the baud rate of the data transmitted by the master device is obtained.
The start bit is a low level pulse, and the order of transmitting the baud rate identification frame is from the high bit to the low bit of the data, then the predetermined value is 0xAA (baud rate identification frame is 8 bits) or 0xAAAA (baud rate identification frame is 16 bits); the start bit is a low level pulse and is transmitted from the low bit to the high bit of the data, the predetermined value is 0x55 (the baud rate identification frame is 8 bits) or 0x5555 (the baud rate identification frame is 16 bits).
The start bit is a high level pulse, and the order of transmitting the baud rate identification frames is from the high order to the low order of the data, the baud rate identification frames are 0x55 or 0x5555; the start bit is a high level pulse, and the order in which the baud rate identification frames are transmitted is from the high order to the low order of the data, the baud rate identification frame is 0xAA or 0xAAAA.
The purpose of this design is to make the baud rate identification frame different for each bit of data, to distinguish each bit of data, and to send the first bit of data of the baud rate identification frame to be different from the data of the start bit, to distinguish the start bit.
3. The slave device calculates an average baud rate of the data bits of the baud rate identification frame and stores the average baud rate.
The slave device sums the baud rates of the data of each bit of the baud rate identification frame, calculates an average value again, obtains an average baud rate, and saves the average baud rate in a register as a predetermined value. As long as the master device successfully transmits the baud rate identification frame to the slave device, communication is achieved between the master device and the slave device, that is, the slave device has the preset value of the baud rate identification frame, the master device does not need to transmit the baud rate identification frame to the slave device any more unless the slave device is powered off or reset. The stored average baud rate can be reused as the basis for generating the baud rate clock next time.
4. The slave generates a baud rate clock from the average baud rate.
The slave device is provided with a baud rate clock generator which is used for generating a baud rate clock according to the average baud rate, and the baud rate clock can ensure the synchronism of the read-write actions of the master device and the slave device.
The slave device may generate a baud rate clock according to the average baud rate each time the start bit of each frame of data transmitted by the master device is received.
The method has the advantages that if the slave device generates the baud rate clock once according to the average baud rate, the baud rate clock is not changed later, and as the baud rate clock and the baud rate of data transmitted by the master device have errors, the longer the running time of the baud rate clock is, the larger the error of the baud rate of data transmitted by the master device is, so that the clock is reset once every time the start bit is received, the previous error can be cleared, and the error is prevented from accumulating continuously.
5. The slave device acquires the read-write command frame and judges that the master device is to perform read or write actions.
The master device sends a read-write command frame to the slave device, and the slave device acquires the read-write command frame and judges that the master device is to perform read or write actions.
The slave device acquires a read-write command frame sent by the master device according to the baud rate of the baud rate clock, and the 1 st bit data (for example, high level write and low level read) of the acquired read-write command frame judges whether the master device is to write data into the slave device or read data. If the data is judged to be written, all bit data behind the 1 st bit data of the read-write command frame are addresses of the data to be written; if the data is judged to be read, the mode of the I/O used for communication by the slave device is configured to be a transmission mode, and all bit data behind the 1 st bit data of the read-write command frame are addresses of the data to be read. The read-write command frame may be 8-bit data.
6. The slave device cooperates with the master device to complete a read or write operation.
If the data is to be read according to the read-write command frame, the slave device reads the data of the address corresponding to the read-write command frame from the memory of the slave device, the data is sent to the master device according to the baud rate of the baud rate clock, and after the slave device sends out the stop bit of the read-write data frame, the I/O mode of the slave device for communication is configured as a receiving mode.
If the data is to be written according to the read-write command frame, the slave device acquires the data to be written from the master device according to the baud rate of the baud rate clock and writes the data into a memory of the slave device.
According to the method provided by the invention, the master device and the slave device can communicate by using one data line, the use is more flexible under the condition of shortage of I/O resources, the slave device can generate the clock with the self-adaptive baud rate according to the baud rate of the signal sent by the master device, the synchronization of the read-write operation of the master device and the slave device is ensured to be matched, and before the read-write operation is finished, the data is verified to be normal or interfered by using specific data, so that the data can be received or sent more stably through one data line.
< second embodiment >
As shown in fig. 1, 2 and 4, compared with the first embodiment, the step of verifying the start bit between the master device and the slave device is further added in this embodiment. That is, the slave verifies whether the start bit of the baud rate identification frame from the master meets the minimum duration requirement. This has the advantage that short burrs of the signal lines due to interference can be filtered out. The minimum duration is typically 8 times or 16 times the slave clock period, etc.
The specific implementation mode is that after power-on, the start bit of the baud rate identification frame is received. At this time, the slave device starts a counter, the counter starts after receiving the start bit, the counter counts +1 in each clock cycle of the slave device, and if the start bit is over, it is determined whether the count result of the counter is greater than a preset value. The preset value is equal to or greater than the minimum duration and is a multiple of the minimum duration. If the baud rate is greater than the preset value, the next step is performed to determine the validity of the baud rate identification frame (refer to step 2 in the first embodiment).
After power-on, the starting bit of the baud rate identification frame is received, and meanwhile, the total time for maintaining the starting bit can be calculated by utilizing the counting result of the counter, so that the baud rate of the starting bit can be obtained and used for judging the effectiveness of the baud rate identification frame.
In practical applications, the time length of the start bit should not be too long, so as to prevent the count from exceeding the maximum value that can be counted by the counter supported by the slave device, for example, the slave device is provided with a 15-bit counter, the slave device uses the counter and the clock of the slave device to count the time length of the start bit for no more than 32767 system clock cycles, and thus the time length of the start bit cannot exceed 32767 times the clock cycle of the slave device.
It follows that the invention has the following advantages: 1) Through verification, the start bit of the baud rate identification frame meets the requirement of minimum duration, so that burrs on the signal line can be filtered; 2) Verifying the accuracy of the baud rate of the data bit for generating the adaptive rate clock by using the baud rate of the start bit of the baud rate identification frame, and combining with the start bit detection to ensure the adaptive adjustment of the communication rate; 3) Verifying the value of the data bit by using a specific preset value, and further maintaining the accuracy of the baud rate; 4) The slave device is adaptive to the master device, so that the level for detecting the baud rate does not need fixed time, the master device is not limited, and the master device is not required to be configured, so that the method is applicable to various master devices, and has wide application range and convenient operation; 5) And the starting bit checking timeout mechanism is utilized to avoid the abnormality of the slave device caused by the non-specification of the master device.
The method and interface for writing and reading data according to the present invention are described in detail above. Any obvious modifications to the present invention, without departing from the spirit thereof, would constitute an infringement of the patent rights of the invention and would take on corresponding legal liabilities.
Claims (7)
1. The data read-write method of self-adaptive rate is characterized by comprising the following steps:
s1: after the slave device is powered on, identifying the start bit of the frame according to the baud rate from the master device, and calculating the baud rate of the start bit;
s2: the slave device receives the data bit of the baud rate identification frame and judges the validity of the baud rate identification frame;
the slave device judges whether the value of the baud rate identification frame is equal to a preset value or not to verify the validity of the value of the data in the baud rate identification frame;
the slave device verifying the baud rate validity of the baud rate identification frame by comparing the baud rate of the data bits of the baud rate identification frame with the baud rate of the start bits of the baud rate identification frame;
s3: calculating an average baud rate of data bits of the baud rate identification frame by the slave device, and storing the average baud rate;
s4: the slave device generates a baud rate clock according to the average baud rate;
s5: the method comprises the steps that a master device sends a read-write command frame to a slave device, and the slave device acquires the read-write command frame and judges whether the master device performs a read or write action;
s6: the slave device cooperates with the master device to complete a read or write operation.
2. The method for adaptive rate data reading and writing as recited in claim 1, wherein,
and sequentially acquiring the baud rate of each data bit in the baud rate identification frame from the slave equipment, comparing the baud rate with the baud rate of the start bit of the baud rate identification frame, and judging that the baud rate of the baud rate identification frame is effective if the baud rate of each data bit is 0.5-1.5 times of the baud rate of the start bit.
3. The method for adaptive rate data reading and writing as recited in claim 1, wherein,
the slave device sums the baud rates of each bit of data of the baud rate identification frame, and calculates an average value to obtain an average baud rate;
the slave device automatically reads the average baud rate after power-up.
4. The method for adaptive rate data reading and writing as recited in claim 1, wherein,
the predetermined value is a value such that the baud rate identification frame differs in each bit of data and the first bit differs from the start bit.
5. The method for adaptive rate data reading and writing as recited in claim 4, wherein,
the start bit is a low level pulse, and the order of transmitting the baud rate identification frame is from the high order to the low order of the data, the predetermined value is 0xAA or 0xAAAA; the start bit is a low level pulse and is transmitted from the low bit to the high bit of the data, the predetermined value is 0x55 or 0x5555;
the start bit is a high level pulse, and the order of transmitting the baud rate identification frames is from the high order to the low order of the data, the baud rate identification frames are 0x55 or 0x5555; the start bit is a high level pulse, and the order in which the baud rate identification frames are transmitted is from the high order to the low order of the data, the baud rate identification frame is 0xAA or 0xAAAA.
6. The method for adaptive rate data reading and writing as recited in claim 5, wherein,
and the slave equipment starts counting after receiving the start bit, and judges whether the counting result of the counter is larger than a preset value in the clock period of each slave equipment and the count value is +1 until the start bit is ended.
7. An apparatus for an adaptive rate data read-write method comprising a processor and a memory, wherein the processor reads a computer program in the memory for performing the adaptive rate data read-write method according to any one of claims 1-6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111324729.0A CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111324729.0A CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114095300A CN114095300A (en) | 2022-02-25 |
| CN114095300B true CN114095300B (en) | 2023-05-30 |
Family
ID=80299841
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111324729.0A Active CN114095300B (en) | 2021-11-10 | 2021-11-10 | Data reading and writing method and device with self-adaptive rate |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114095300B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116886247B (en) * | 2023-09-01 | 2023-11-21 | 珠海芯探索微电子有限公司 | Baud rate self-adaption method and device based on UART communication, UART system and medium |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101399635A (en) * | 2008-09-28 | 2009-04-01 | 中兴通讯股份有限公司 | Baud rate adaptation method, apparatus and host for communication |
| CN102098055B (en) * | 2010-12-28 | 2014-05-21 | 上海磁浮交通发展有限公司 | Data baud rate adaptive digital-analogue conversion device |
| CN103618588B (en) * | 2013-11-26 | 2016-10-05 | 中国科学院嘉兴微电子与系统工程中心 | A kind of auto-baud-detect method and detection module |
| CN103970698B (en) * | 2014-02-28 | 2017-02-22 | 北京经纬恒润科技有限公司 | Serial communication baud rate identification method and device, microcontroller and system |
| EP3637271B1 (en) * | 2018-08-06 | 2021-03-03 | Shenzhen Goodix Technology Co., Ltd. | Baud rate calibration circuit and serial chip |
| CN111258514A (en) * | 2020-01-20 | 2020-06-09 | 东莞炜煌打印机有限公司 | Baud rate self-adaption method and device and printer |
| CN111181815A (en) * | 2020-03-11 | 2020-05-19 | 苏州纳芯微电子股份有限公司 | Automatic baud rate detection circuit and detection method thereof |
| CN111737182B (en) * | 2020-06-29 | 2022-04-15 | 山东管理学院 | Automatic configuration method and system for serial communication parameters |
-
2021
- 2021-11-10 CN CN202111324729.0A patent/CN114095300B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN114095300A (en) | 2022-02-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100366029C (en) | Communication controller, host-side controller, communication equipment, communication system and method | |
| CN104811273B (en) | A kind of implementation method of high speed monobus communication | |
| US10452504B2 (en) | Controller area network (CAN) device and method for emulating classic CAN error management | |
| CN111737173B (en) | I2C bus communication control method, device, system and readable storage medium | |
| US20090063909A1 (en) | Variable oscillator for generating different frequencies in a controller area network | |
| CN107025203B (en) | First board card, second board card and equipment | |
| US8161221B2 (en) | Storage system provided with function for detecting write completion | |
| CN114095300B (en) | Data reading and writing method and device with self-adaptive rate | |
| EP2985955B1 (en) | Controller area network (can) device and method for emulating classic can error management | |
| CN115065575B (en) | Data transmission system based on CAN bus controller and electronic equipment | |
| CN108011692A (en) | A kind of data communications method for microcontroller | |
| CN105446837A (en) | Method, device and system for detecting whether IIC (inter-integrated circuit) interface device is connected | |
| CN100531091C (en) | I2C bus realization method for point-to-point communication | |
| JP3566630B2 (en) | Card system, IC card and card reader / writer used for it | |
| CN109862034B (en) | Data transmission processing system, gateway and data transmission processing method | |
| US5179341A (en) | System and method for detecting an improper termination and a short circuit in a network | |
| CN115757190B (en) | Production program simulation test method, device, equipment and storage medium | |
| CN114953787B (en) | Chip, device and data transmission method | |
| CN100511172C (en) | Inter-board transparent transmission bus test device and method thereof | |
| CN102999458A (en) | High-speed intelligent serial port chip | |
| CN107368439B (en) | Master control element and data transmission method | |
| CN102868583A (en) | FlexRay bus joint with fault diagnosis function | |
| CN112667540A (en) | Multi-device bus communication method and electronic device | |
| CN113626279B (en) | I2C communication monitoring method, device, CPLD and medium | |
| CN117792574A (en) | Power line signal transmission rate adjusting method and device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |