CN1138277C - RDRAM module connecting device - Google Patents
RDRAM module connecting device Download PDFInfo
- Publication number
- CN1138277C CN1138277C CNB991110544A CN99111054A CN1138277C CN 1138277 C CN1138277 C CN 1138277C CN B991110544 A CNB991110544 A CN B991110544A CN 99111054 A CN99111054 A CN 99111054A CN 1138277 C CN1138277 C CN 1138277C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- slot
- rdram
- signal port
- end device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Time Recorders, Dirve Recorders, Access Control (AREA)
Abstract
The present invention relates to a connecting device of an RDRAM template. Under the condition of RDRAM being inserted on all ends of RIMM slots, a terminal device corresponding to the last slot with the configuration of RDRAM in all slot modules can be detected automatically and can play functions to obtain the purpose that the terminal device can act normally, so that RDRAM can act normally without requirements for using continuous templates to connect RSL signals in series so as to save costs and reduce unnecessary waste.
Description
The invention relates to a kind of memory template coupling arrangement, particularly about a kind of RDRAM template coupling arrangement.
RDRAM is that the abbreviation of Rambus DRAM is called for short, and is a kind of high speed dram (DRAM) that is developed by Rambus company.To be applied in the PC industry memory technology (SDRAM) the most fast at present, its prestissimo that transmits data can reach 100MHz approximately, but can be up to 600MHz with regard to RDRAM.
Intel (Intel) in 1997 declaration will authorize the memory technology of Rambus to use as its motherboard of new generation, so may make the Rambus memory construction become a kind of new memory standards.At present RDRAM has been used to replace VRAM and has used in some graphics acceleration cards, during to 1998 or 1999, may be applied to widely on the active attitude storer of PC.The storer that Rambus and Intel are also just developing Intel PC platform cooperatively is to meet 1999 and backward application demand.
On the motherboard of a new generation, the existing application of taking Direct RDRAM, RDRAM is configured on the coupling arrangement that is constituted with RIMM template slot, and RIMM slot template is then similar with the industrial standard dimm socket, has identical size.Be the synoptic diagram of expression RIMM template applications with reference to Fig. 1 in system's active attitude storer.Among Fig. 1, north bridge chips (aNorth Bridge ° Chip) 10 is connected to CPU, PCI and expands collecting tray, visual accelerator card port (AcceleratedGraphics Port; AGP) 12, the active attitude storer (RDRAM) that is used then is disposed at respectively on RIMM# 1, RIMM# 2, the RIMM# 3 slot template.
When all disposing RDRAM on RIMM# 1, RIMM# 2, the RIMM# 3 slot template, the signal flow of being exported by north bridge chips 10 (comprises data, control signal etc., be referred to as the RSL signal) enter among the RDRAM by the first signal port A of RIMM# 1 slot, export the first signal port A of RIMM# 2 slot again to by its secondary signal port B; Signal flow is by being exported to the first signal port A of RIMM# 3 slot by the secondary signal port B of RIMM# 2 slot after the RDRAN; At last, signal flow exports end device 14 to by the secondary signal port B of RIMM# 3 slot after by RDRAM.Above-mentioned end device is made of a plurality of resistor, and an end of each resistor is coupled to voltage source respectively, and the other end then is coupled on each signal wire of secondary signal port B of RIMM# 3 slot.
From the above, the RSL signal is connected in series on RIMM#1-3, that is to say that the RSL signal is connected in series RIMM# 2, RIMM# 3 in regular turn via RIMM# 1, and need be coupled to an end device 14 at last, and so whole action is only normally.But general motherboard but may not be certain and can all stick with RIMM# 1, RIMM# 2, RIMM# 3; For example, only there is being RIMM# 1 to have under the situation of configuration RDRAM, just must use two sequential templets (continued module) to be disposed at respectively on RIMM# 2, the RIMM# 3, so that the RSL train of signal is connected on the end device 14, so RDRAM can regular event.Yet, but only can increase cost in rain thus, cause waste.
For this reason, purpose of the present invention is for proposing a kind of RDRAM template coupling arrangement, under the situation that the RIMM slot does not stick with, can use sequential templet to be connected in series the RSL signal and makes the RDRAM can regular event, to save cost and to reduce unnecessary waste.
In order to achieve the above object, the present invention proposes a kind of RDRAM template coupling arrangement, comprising: the 1st to the n slot, respectively in order to connect configuration RDRAM element; Wherein each above-mentioned slot has one first signal port and a secondary signal port respectively, and the secondary signal port of above-mentioned x slot is coupled to first signal port of above-mentioned (x+1) slot, wherein 2≤x≤n-1; First signal port of above-mentioned the 1st slot then receives the signal flow of for example being exported by storage control device; The 1st to the n end device, is disposed at the above-mentioned the 1st respectively to the secondary signal port of n slot; And, the 1st to the n switchgear, be disposed at the above-mentioned the 1st respectively between n end device and a plurality of voltage source, when the RDRAM element in regular turn by above-mentioned the 1st slot configuration during to above-mentioned y slot, will conducting except above-mentioned y switchgear, stating switchgear on other can conducting, makes an above-mentioned voltage source be seen through above-mentioned y end device and is coupled on the secondary signal port of above-mentioned y slot, impel above-mentioned y end device to be brought into play its effect, wherein y≤n.
The above-mentioned the 1st to the another kind of configuration mode of n end device is, except above-mentioned n end device is disposed on the secondary signal port of above-mentioned n slot, the above-mentioned the 1st to (n-1) end device be configured in respectively with the above-mentioned the 2nd to first signal port of n slot and an end that connects.
For above-mentioned purpose of the present invention, feature and advantage can be become apparent, further specify technical scheme of the present invention and embodiment below in conjunction with accompanying drawing.
Description of drawings:
Fig. 1 represents the situation of RIMM template applications in system's active attitude storer;
Fig. 2 represents one of RDRAM template coupling arrangement embodiment of the present invention;
Fig. 3 represents another embodiment of RDRAM template coupling arrangement of the present invention;
Fig. 4 represents one of end device embodiment.
Its symbol description:
The 10-north bridge chips; 12-image accelerator card port; The 14-end device;
The RIMM#1-3-RDRAM slot; A-first signal port;
B-secondary signal port; The 21-23-end device; The S1-S3 switchgear.
Embodiment one:
For for simplicity, the element in following examples identical person with Fig. 1 all represent with same-sign.
Be applied to initiatively one of attitude storer embodiment of system with reference to Fig. 2 for expression RDRAM template coupling arrangement of the present invention.Among this figure, north bridge chips (aNorth Bridge ° Chip) 10 is connected to CPU, PCI and expands collecting tray, visual accelerator card port (Accel erated GraphicsPort; AGP) 12 and the present invention's RDRAM template coupling arrangement.
The present invention's RDRAM template coupling arrangement comprises as lower device.
The the 1st to the 3rd slot (RIMM# 1, RIMM# 2, RIMM# 3 slot template), wherein each above-mentioned slot has one first signal port A and a secondary signal port B respectively.
The the 1st to the 3rd end device (21-23) is disposed at respectively on the secondary signal port B of above-mentioned first to the 3rd slot.
The the 1st to the 3rd switchgear (S1-S3) for example is made of transistor, is disposed at respectively between above-mentioned the 1st to the 3rd end device (21-23) and the voltage source Vcc.
As shown in Figure 4, above-mentioned each end device (21,22 or 23) includes a plurality of resistor R (its number equals the line number signal on the signal port), one end of each above-mentioned resistor R be coupled to respectively each end device each signal wire on the secondary signal port B of corresponding slot, the other end of each above-mentioned resistor R all is coupled to the pairing switchgear S of above-mentioned end device.
When the RDRAM element in regular turn by above-mentioned the 1st slot configuration during to above-mentioned y slot (y≤3), exist and survey storer (serial presence detectmemory by being arranged at tandem on the RDRAM; SPD) Nei procedure operation can be visited the situation that detects RDRAM configuration, and decision according to this is only with the in addition conducting of above-mentioned y switchgear again.For example, when only having a RDRAM to be arranged on the first slot RIMM# 1, SPD surveys this situation, and only with the 1st switchgear S1 conducting (S2, S3 still are closed condition) in addition, make voltage source Vcc and to be supplied on the secondary signal port of first slot (RIMM#1), make the 1st end device 21 can bring into play effect through the 1st end device 21.
Embodiment two:
With reference to Fig. 3, its expression RDRAM template coupling arrangement of the present invention is applied to initiatively another embodiment of attitude storer of system.The difference of present embodiment and first embodiment (Fig. 2) is: the 1st to the 3rd end device (21-23), the secondary signal port B that is disposed at above-mentioned the 3rd slot (RIMM#3) except above-mentioned the 3rd end device went up, the 1st to the 2nd end device was configured in respectively and first a signal port A of above-mentioned the 2nd to the 3rd slot and an end that connects.Other action situation is then as described in first embodiment.
From the above, use the present invention's RDRAM template coupling arrangement, even do not dispose fully in RIMM slot template under the situation of RDRAM (only RIMM# 1 is inserted with RDRAM as shown in the Examples), the present invention can survey the pairing end device of slot that all slot template caudal end are disposed RDRAM automatically and play a role.Make it can reach the purpose of regular event.Therefore, needn't as original technology, need use continuous module that signal flow is connected to end device,, avoid waste so can save the cost of continuous module.
In addition, carry out the detection of RDRAM configuring condition except the procedure operation mode that can utilize SPD in the foregoing description, can also adjust the cross-over connection group state of jumper (jumper) according to the situation of RDRAM actual disposition by the user, to drive a control device with the in addition conducting of the switchgear of correspondence; Or, dispose a sniffer in addition, to predict the situation of RDRAM configuration, by this situation the switchgear of correspondence is driven conducting again.
Though the present invention discloses as above with preferred embodiment, be not in order to qualification the present invention, protection scope of the present invention is pressed claims and is determined.
Claims (10)
1. a RDRAM template coupling arrangement is characterized in that, comprising:
The 1st to the n slot, respectively in order to connect configuration RDRAM element; Wherein each above-mentioned slot has one first signal port and a secondary signal port respectively, and the secondary signal port of above-mentioned x slot is coupled to first signal port of above-mentioned x+1 slot, wherein 2≤x≤n-1; First signal port of above-mentioned the 1st slot then receives a signal flow;
The 1st to the n end device, is disposed at the above-mentioned the 1st respectively to the secondary signal port of n slot; And
The 1st to the n switchgear, be disposed at the above-mentioned the 1st respectively between n end device and a plurality of voltage source, when the RDRAM element in regular turn by above-mentioned the 1st slot configuration during to above-mentioned y slot, will conducting except above-mentioned y switchgear, other above-mentioned switchgear can conducting, make an above-mentioned voltage source be seen through above-mentioned y end device and be coupled on the secondary signal port of above-mentioned y slot, impel above-mentioned y end device to be brought into play its effect, wherein y≤n.
2. according to the described coupling arrangement of claim 1, it is characterized in that, exist to survey procedure operation in the storer, survey the situation of RDRAM configuration by being arranged at tandem on the RDRAM, more in view of the above decision with the in addition conducting of above-mentioned y switchgear.
3. according to the described coupling arrangement of claim 1, it is characterized in that, adjust the cross-over connection group state of jumper, to drive a control device with the in addition conducting of above-mentioned y switchgear according to the situation of RDRAM configuration.
4. according to the described coupling arrangement of claim 1, it is characterized in that, dispose a sniffer, predicting the situation of RDRAM configuration, and in view of the above above-mentioned y switchgear is driven conducting.
5. according to the described coupling arrangement of claim 1, it is characterized in that, above-mentioned each end device includes a plurality of resistors, one end of each above-mentioned resistor be coupled to respectively above-mentioned end device each signal wire on the secondary signal port of corresponding slot, the other end of each above-mentioned resistor all is coupled to the pairing switchgear of above-mentioned end device.
6. a RDRAM template coupling arrangement is characterized in that, comprising:
The 1st to the n slot, respectively in order to connect configuration RDRAM element; Wherein each above-mentioned slot has one first signal port and a secondary signal port respectively, and the secondary signal port of above-mentioned x slot is coupled to first signal port of above-mentioned x+1 slot, wherein 2≤x≤n-1; First signal port of above-mentioned the 1st slot then receives one group of signal flow;
The 1st to the n end device, except above-mentioned n end device is disposed on the secondary signal port of above-mentioned n slot, the above-mentioned the 1st to the n-1 end device be configured in respectively with the above-mentioned the 2nd to first signal port of n slot and an end that connects; And
The 1st to the n switchgear, be disposed at the above-mentioned the 1st respectively between n end device and a plurality of voltage source, when the RDRAM element in regular turn by above-mentioned the 1st slot configuration during to above-mentioned y slot, will conducting except above-mentioned y switchgear, other above-mentioned switchgear can conducting, make an above-mentioned voltage source be seen through above-mentioned y end device and be coupled on the secondary signal port of above-mentioned y slot, impel above-mentioned y end device to be brought into play its effect, wherein y≤n.
7. according to the described coupling arrangement of claim 6, it is characterized in that, exist to survey procedure operation in the storer, survey the situation of RDRAM configuration by being arranged at serial connection on the RDRAM, more in view of the above decision with the in addition conducting of above-mentioned y switchgear.
8. according to the described coupling arrangement of claim 6, it is characterized in that, adjust the cross-over connection group state of jumper, to drive a control device with the in addition conducting of above-mentioned y switchgear according to the situation of RDRAM configuration.
9. according to the described coupling arrangement of claim 6, it is characterized in that, dispose a sniffer again, predicting the situation of RDRAM configuration, and in view of the above above-mentioned y switchgear is driven conducting.
10. according to the described coupling arrangement of claim 6, it is characterized in that, above-mentioned each end device includes a plurality of resistors, one of each above-mentioned resistor end be coupled to respectively above-mentioned end device each signal wire on the secondary signal port of corresponding slot, the other end of each above-mentioned resistor all is coupled to the pairing switchgear of above-mentioned end device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB991110544A CN1138277C (en) | 1999-07-29 | 1999-07-29 | RDRAM module connecting device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB991110544A CN1138277C (en) | 1999-07-29 | 1999-07-29 | RDRAM module connecting device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1282962A CN1282962A (en) | 2001-02-07 |
| CN1138277C true CN1138277C (en) | 2004-02-11 |
Family
ID=5274845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB991110544A Expired - Fee Related CN1138277C (en) | 1999-07-29 | 1999-07-29 | RDRAM module connecting device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1138277C (en) |
-
1999
- 1999-07-29 CN CNB991110544A patent/CN1138277C/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| CN1282962A (en) | 2001-02-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5909586A (en) | Methods and systems for interfacing with an interface powered I/O device | |
| US7356431B2 (en) | Method for testing an input/output functional board | |
| KR20110023836A (en) | Computer including a carrier board and methods of assembly | |
| CN101599035A (en) | USB port proving installation and method | |
| US20070139898A1 (en) | System motherboard having expansibility and variability | |
| US6751740B1 (en) | Method and system for using a combined power detect and presence detect signal to determine if a memory module is connected and receiving power | |
| CN215219687U (en) | ROT connector and Dediprog connector multiplexing automatic switching device | |
| WO2005060336A3 (en) | High speed modes for multimedia-card interface | |
| CN205680083U (en) | Memory testing device | |
| CN220473935U (en) | PCIE (peripheral component interface express) expansion system supporting identification detection | |
| CN1138277C (en) | RDRAM module connecting device | |
| CN1924844A (en) | Method and device for automatically adjusting bus width | |
| CN111694685A (en) | PCIE equipment fault positioning method and device | |
| CN101354673A (en) | SPD chip error information simulation apparatus of memory | |
| CN100452010C (en) | Method of wiring data transmission lines and printed circuit board assembly wired using the method | |
| CN102305906A (en) | Chip testing method and device | |
| CN1154926C (en) | Detection method for system host board and input/output system | |
| CN1797360A (en) | System and method for testing reliability of memory | |
| CN1331064C (en) | Bus control system | |
| CN101702141B (en) | Method and device supporting dynamic working mode of high-density card | |
| CN211698146U (en) | Insertion deviation prevention detection circuit for multiple wide FPCs (flexible printed circuits) in vehicle-mounted display system | |
| CN101821718B (en) | Method for testing address bus in logic module | |
| US6026469A (en) | Connected module type distinguishing apparatus and method | |
| US7159104B2 (en) | Simplified memory detection | |
| CN111400236A (en) | 1U server and extension backplate |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C06 | Publication | ||
| PB01 | Publication | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20040211 Termination date: 20100729 |