CN113825057A - Bluetooth headset charging box boost circuit - Google Patents
Bluetooth headset charging box boost circuit Download PDFInfo
- Publication number
- CN113825057A CN113825057A CN202110938781.9A CN202110938781A CN113825057A CN 113825057 A CN113825057 A CN 113825057A CN 202110938781 A CN202110938781 A CN 202110938781A CN 113825057 A CN113825057 A CN 113825057A
- Authority
- CN
- China
- Prior art keywords
- switch
- unit
- circuit
- tube
- charge pump
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 114
- 238000006243 chemical reaction Methods 0.000 abstract description 13
- 230000009467 reduction Effects 0.000 abstract description 2
- 230000003287 optical effect Effects 0.000 description 6
- 238000010586 diagram Methods 0.000 description 3
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000007812 deficiency Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04R—LOUDSPEAKERS, MICROPHONES, GRAMOPHONE PICK-UPS OR LIKE ACOUSTIC ELECTROMECHANICAL TRANSDUCERS; DEAF-AID SETS; PUBLIC ADDRESS SYSTEMS
- H04R1/00—Details of transducers, loudspeakers or microphones
- H04R1/10—Earpieces; Attachments therefor ; Earphones; Monophonic headphones
- H04R1/1025—Accumulators or arrangements for charging
Abstract
The invention relates to a Bluetooth headset charging box booster circuit, which comprises a first power supply input end, a second power supply input end, a first power supply output end, a second power supply output end, a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, an output storage capacitor unit, a first signal output circuit and a second signal output circuit, wherein the duty ratio of the first signal output circuit and the second signal output circuit is 50%, and the phases of the first signal output circuit and the second signal output circuit are opposite; the first charge pump switch bridge circuit and the second charge pump switch bridge circuit respectively comprise a first charge temporary storage capacitor, a first switch unit, a second switch unit, a third switch unit, a fourth switch unit, a fifth switch unit, a sixth switch unit and a photoelectric coupler; the switching capacitor type boosting circuit is used for realizing the boosting, the conversion efficiency is greatly improved, particularly, the output storage capacitor unit is in a linear state and continuously outputs, the output storage capacitor unit cannot be influenced by the switching frequency, the follow-up earphone end can use the conventional switching type voltage reduction charging circuit, and the total conversion efficiency is greatly improved.
Description
Technical Field
The invention relates to the technical field of manufacturing of Bluetooth earphones, in particular to a boost circuit of a charging box of a Bluetooth earphone.
Background
With the cancellation of the 3.5 interface of the mobile phone, the true wireless bluetooth headset also becomes the mainstream, and the true wireless bluetooth headset consists of two headsets and a charging box. In order to consider portability, the overall product appearance is smaller and smaller, the endurance time is required to be longer and longer, and even the endurance time is taken as a main selling point, so that better market acceptance is obtained.
The current earphones all utilize the principle that the current in the inductor can not change suddenly, the voltage of a 3.7-volt battery in the charging box is boosted to 5 volts, then the 5 volts are converted into the voltage (usually 3.0-4.2 volts) required by the battery at the earphone end, and the voltage is charged into the battery of the earphones. In the process, the charging box booster circuit is in a switch mode, the efficiency of the switching frequency from 200KHz to 2MHz can be over 95 percent generally, and due to the problem that the earphone and the charging box are in switch synchronization (the switch is asynchronous, so that electric energy cannot be normally transmitted), the charging circuit in the earphone can only be in a linear working mode, and the average efficiency is about 65 percent. During this voltage ramp up-ramp down transition, the overall efficiency is below 62%.
However, the electric energy stored in the battery of the charging box is limited, so that the energy above 1/3 is lost in practical use, and the requirement of energy saving is not met. In addition, the endurance time is longer in a limited space, and the improvement of the charging conversion efficiency of the charging box to the earphone is the first problem to be solved. From the above data, it is mainly the linear charging circuit in the earphone that has large loss, and if the circuit can be designed to be charged in a switch mode, the conversion efficiency can be improved, so that the frequency synchronization is a problem, and if the problem is avoided, a new scheme is needed to solve the pain point.
Therefore, in the present patent application, the applicant elaborately researched a boost circuit of a charging box of a bluetooth headset to solve the above problems.
Disclosure of Invention
The present invention is directed to the deficiencies of the prior art, and a primary object of the present invention is to provide a boost circuit for a charging box of a bluetooth headset, which employs a switch capacitor type boost circuit to achieve a boost conversion efficiency that is greatly increased to over 97%, and in particular, an output storage capacitor unit is in a linear state and continuously outputs without being affected by a switching frequency, and a subsequent headset terminal can use an existing conventional switch type buck charging circuit, and a maximum value of a total conversion efficiency can be increased to 92%.
In order to achieve the purpose, the invention adopts the following technical scheme:
a Bluetooth headset charging box booster circuit comprises a first power supply input end, a second power supply input end, a first power supply output end, a second power supply output end, a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, an output storage capacitor unit, a first signal output circuit and a second signal output circuit, wherein the duty ratio of the first signal output circuit and the second signal output circuit is 50%, and the phases of the first signal output circuit and the second signal output circuit are opposite;
the first charge pump switch bridge circuit and the second charge pump switch bridge circuit respectively comprise a first charge temporary storage capacitor, a first switch unit, a second switch unit, a third switch unit, a fourth switch unit, a fifth switch unit for driving the first switch unit, a sixth switch unit for driving the second switch unit and a photoelectric coupler for driving the fourth switch unit;
the first switch unit and the second switch unit are connected in series, a non-series node of the first switch unit is connected with a first power supply input end, and a non-series node of the second switch unit is connected with a first power supply output end; the two ends of the output storage capacitor unit are respectively connected with a first power supply output end and a second power supply output end, and the second power supply output end is connected with a sixth switch unit;
the third switching unit and the fourth switching unit are connected in series, a non-series node of the third switching unit is connected with the second power supply input end, a non-series node of the fourth switching unit is connected with the first power supply input end, and a series node of the first switching unit and the second switching unit is connected with a series node of the third switching unit and the fourth switching unit through a first charge temporary storage capacitor; two ends of the first charge temporary storage capacitor are connected with a second charge temporary storage capacitor in parallel;
the first signal output circuit is respectively connected with a third switch unit of the first charge pump switch bridge circuit, a fifth switch unit of the first charge pump switch bridge circuit, a sixth switch unit of the second charge pump switch bridge circuit and a photoelectric coupler of the second charge pump switch bridge circuit;
the second signal output circuit is respectively connected with the sixth switching unit of the first charge pump switching bridge circuit, the photoelectric coupler of the first charge pump switching bridge circuit, the third switching unit of the second charge pump switching bridge circuit and the fifth switching unit of the second charge pump switching bridge circuit;
the photoelectric coupler comprises a light emitting diode and a photosensitive triode;
the collector of the phototriode is connected with the first switch unit, the emitter of the phototriode is connected with the fourth switch unit, the anode of the light-emitting diode of the first charge pump switch bridge circuit is connected with the second signal output circuit through the fourth resistor, and the anode of the light-emitting diode of the second charge pump switch bridge circuit is connected with the first signal output circuit through the fourth resistor.
Preferably, the first switch unit includes a first switch tube and a first resistor;
the first end of the first switch tube is connected with a first power supply input end, the second end of the first switch tube is connected with a second switch unit and a first charge temporary storage capacitor, the control end of the first switch tube is connected with the first end of the first switch tube through a first resistor, and the control end of the first switch tube is also connected with a fifth switch unit;
the first switch unit of the first charge pump switch bridge circuit further comprises a power supply filter capacitor, and two ends of the power supply filter capacitor are respectively connected with the first power supply input end and the second power supply input end.
As a preferable scheme, the second switch unit comprises a second switch tube and a second resistor;
the first end of the second switch tube is connected with the first switch unit and the first charge temporary storage capacitor, the second end of the second switch tube is connected with the first power output end, the control end of the second switch tube is connected with the first end of the second switch tube through the second resistor, and the control end of the second switch tube is further connected with the sixth switch unit.
As a preferable scheme, the third switching unit includes a third switching tube, a first end of the third switching tube is connected to the second power input end, a second end of the third switching tube is connected to the fourth switching unit and the first charge temporary storage capacitor, and the first signal output circuit is connected to a control end of the third switching tube.
Preferably, the fourth switching unit comprises a fourth switching tube and a third resistor;
the first end of the fourth switch tube is connected with the third switch unit and the first charge temporary storage capacitor, the second end of the fourth switch tube is connected with the first power input end, the control end of the fourth switch tube is connected with the photoelectric coupler, and the control end of the fourth switch tube is connected with the first end of the fourth switch tube through the third resistor.
As a preferable scheme, the fifth switching unit includes a fifth switching tube, a first end of the fifth switching tube is connected to the first power input end and grounded, and a second end of the fifth switching tube is connected to the first switching unit;
and the control end of a fifth switch tube of the first charge pump switch bridge circuit is connected with the first signal output circuit, and the control end of a fifth switch tube of the second charge pump switch bridge circuit is connected with the second signal output circuit.
Preferably, the sixth switching unit includes a sixth switching tube, a first end of the sixth switching tube is connected to the second power output end and grounded, and a second end of the sixth switching tube is connected to the second switching unit;
and the control end of a sixth switching tube of the first charge pump switch bridge circuit is connected with the second signal output circuit, and the control end of a sixth switching tube of the second charge pump switch bridge circuit is connected with the first signal output circuit.
As a preferable scheme, the output storage capacitor unit includes a first branch output storage capacitor and a second branch output storage capacitor connected in series, a non-series node of the first branch output storage capacitor is connected to the first power output terminal, a non-series node of the second branch output storage capacitor is connected to the second power output terminal, and a series node of the first branch output storage capacitor and the second branch output storage capacitor is connected to the first power input terminal.
Compared with the prior art, the invention has obvious advantages and beneficial effects, particularly: the conversion efficiency is greatly improved by adopting switched capacitor boosting mainly through the matching of a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, a first signal output circuit with 50% of duty ratio and opposite phases and a second signal output circuit, and particularly, because two switches with 50% of duty ratio and opposite polarities charge an output storage capacitor unit in turn, the output storage capacitor unit is continuously output in a linear state on the output storage capacitor unit and cannot be influenced by switching frequency, a subsequent earphone end can use the conventional switched buck charging circuit, and the total conversion efficiency is greatly improved;
and the plurality of switching tubes can select high-power switching tubes according to needs, and then can realize 2 times of voltage output or occasions of changing single power supply into double power supply and the like on any occasions under the condition of enough power supply current.
To more clearly illustrate the structural features and effects of the present invention, the following detailed description is given with reference to the accompanying drawings and specific embodiments.
Drawings
FIG. 1 is a schematic circuit diagram of an embodiment of the present invention;
FIG. 2 is a schematic diagram of a first signal output circuit and a second signal output circuit according to an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of another embodiment of the present invention.
Detailed Description
The invention is further described with reference to the following detailed description and accompanying drawings.
As shown in fig. 1 to fig. 3, a bluetooth headset charging box boost circuit includes a first power input terminal, a second power input terminal, a first power output terminal, a second power output terminal, a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, an output storage capacitor unit, and a first signal output circuit and a second signal output circuit with duty ratio of 50% and opposite phases;
the first charge pump switch bridge circuit and the second charge pump switch bridge circuit respectively comprise a first charge temporary storage capacitor, a first switch unit, a second switch unit, a third switch unit, a fourth switch unit, a fifth switch unit for driving the first switch unit, a sixth switch unit for driving the second switch unit and a photoelectric coupler for driving the fourth switch unit;
the first switch unit and the second switch unit are connected in series, a non-series node of the first switch unit is connected with a first power supply input end, and a non-series node of the second switch unit is connected with a first power supply output end; the two ends of the output storage capacitor unit are respectively connected with a first power supply output end and a second power supply output end, and the second power supply output end is connected with a sixth switch unit;
the third switch unit and the fourth switch unit are connected in series, a non-series node of the third switch unit is connected with the second power input end, a non-series node of the fourth switch unit is connected with the first power input end, and a series node of the first switch unit and the second switch unit is connected with a series node of the third switch unit and the fourth switch unit through the first charge temporary storage capacitor.
In this embodiment, the first charge temporary storage capacitor and the second charge temporary storage capacitor of the first charge pump switch bridge circuit are respectively a capacitor C3 and a capacitor C5; the first charge temporary storage capacitor and the second charge temporary storage capacitor of the second charge pump switch bridge circuit are respectively a capacitor C4 and a capacitor C6; in this embodiment, the output storage capacitor unit is a capacitor C7.
The first signal output circuit is respectively connected with a third switch unit of the first charge pump switch bridge circuit, a fifth switch unit of the first charge pump switch bridge circuit, a sixth switch unit of the second charge pump switch bridge circuit and a photoelectric coupler of the second charge pump switch bridge circuit;
the second signal output circuit is respectively connected with the sixth switch unit of the first charge pump switch bridge circuit, the photoelectric coupler of the first charge pump switch bridge circuit, the third switch unit of the second charge pump switch bridge circuit and the fifth switch unit of the second charge pump switch bridge circuit.
Preferably, the first switching unit includes a first switching tube and a first resistor, where the first switching tube is a PMOS tube or a PNP triode, and is not limited herein.
The first end of the first switch tube is connected with a first power supply input end, the second end of the first switch tube is connected with a second switch unit and a first charge temporary storage capacitor, the control end of the first switch tube is connected with the first end of the first switch tube through a first resistor, and the control end of the first switch tube is also connected with a fifth switch unit;
the first switch unit of the first charge pump switch bridge circuit further comprises a power supply filter capacitor, and two ends of the power supply filter capacitor are respectively connected with the first power supply input end and the second power supply input end. In this embodiment, the power filter capacitor is a polar capacitor C1, and the positive electrode and the negative electrode of the polar capacitor C1 are respectively connected to the first power input terminal and the second power input terminal. In this embodiment, the first switch tube and the first resistor of the first charge pump switch bridge circuit are respectively a PMOS tube Q1 and a resistor R1; the first switch tube and the first resistor of the second charge pump switch bridge circuit are a PMOS tube Q3 and a resistor R4 respectively.
Preferably, the second switching unit includes a second switching tube and a second resistor, where the second switching tube is a PMOS tube or a PNP triode, and is not limited herein.
The first end of the second switch tube is connected with the first switch unit and the first charge temporary storage capacitor, the second end of the second switch tube is connected with the first power output end, the control end of the second switch tube is connected with the first end of the second switch tube through the second resistor, and the control end of the second switch tube is further connected with the sixth switch unit. In this embodiment, the second switch tube and the second resistor of the first charge pump switch bridge circuit are respectively a PMOS tube Q2 and a resistor R3; and a second switch tube and a second resistor of the second charge pump switch bridge circuit are a PMOS tube Q4 and a resistor R6 respectively.
Preferably, the third switching unit includes a third switching tube, and the third switching tube is an NMOS tube or an NPN transistor, which is not limited herein.
The first end of the third switching tube is connected with the second power supply input end, the second end of the third switching tube is connected with the fourth switching unit and the first charge temporary storage capacitor, and the first signal output circuit is connected with the control end of the third switching tube. In this embodiment, the third switch transistor of the first charge pump switch bridge circuit is an NMOS transistor Q7; and a third switching tube of the second charge pump switching bridge circuit is an NMOS tube Q11.
The fourth switching unit includes a fourth switching tube and a third resistor, where the fourth switching tube is an NMOS tube or an NPN triode, which is not limited herein.
The first end of the fourth switch tube is connected with the third switch unit and the first charge temporary storage capacitor, the second end of the fourth switch tube is connected with the first power input end, the control end of the fourth switch tube is connected with the photoelectric coupler, and the control end of the fourth switch tube is connected with the first end of the fourth switch tube through the third resistor. In this embodiment, the fourth switch tube and the third resistor of the first charge pump switch bridge circuit are respectively an NMOS tube Q9 and a resistor R2; and the fourth switch tube and the third resistor of the second charge pump switch bridge circuit are an NMOS tube Q13 and a resistor R5 respectively.
The fifth switching unit includes a fifth switching tube, wherein the fifth switching tube is an NMOS tube or an NPN transistor, which is not limited herein. The first end of the fifth switching tube is connected with the first power supply input end and is grounded, and the second end of the fifth switching tube is connected with the first switching unit;
and the control end of a fifth switch tube of the first charge pump switch bridge circuit is connected with the first signal output circuit, and the control end of a fifth switch tube of the second charge pump switch bridge circuit is connected with the second signal output circuit. In this embodiment, the fifth switch transistor of the first charge pump switch bridge circuit is an NMOS transistor Q8; and a fifth switch tube of the second charge pump switch bridge circuit is an NMOS tube Q12.
The sixth switching unit includes a sixth switching tube, where the sixth switching tube is an NMOS tube or an NPN transistor, which is not limited herein. The first end of the sixth switching tube is connected with the second power supply output end and is grounded, and the second end of the sixth switching tube is connected with the second switching unit;
and the control end of a sixth switching tube of the first charge pump switch bridge circuit is connected with the second signal output circuit, and the control end of a sixth switching tube of the second charge pump switch bridge circuit is connected with the first signal output circuit. In this embodiment, the sixth switching transistor of the first charge pump switch bridge circuit is an NMOS transistor Q10; and a sixth switching tube of the second charge pump switch bridge circuit is an NMOS tube Q14.
The photoelectric coupler comprises a light emitting diode and a photosensitive triode;
the collector of the phototriode is connected with the first switch unit, the emitter of the phototriode is connected with the fourth switch unit,
the anode of the light emitting diode of the first charge pump switch bridge circuit is connected with the second signal output circuit through a fourth resistor, and the anode of the light emitting diode of the second charge pump switch bridge circuit is connected with the first signal output circuit through the fourth resistor. In this embodiment, the optical coupler of the first charge pump switch bridge circuit is an optical coupler Q5, the light emitting diode and the photo transistor thereof are a light emitting diode Q5A and a photo transistor Q5B, respectively, and the optical coupler of the first charge pump switch bridge circuit is an optical coupler Q6, the light emitting diode and the photo transistor thereof are a light emitting diode Q5A and a photo transistor Q5B, respectively.
It should be noted that the first ends of all the switching tubes are the emitting electrodes of the triodes or the source electrodes of the MOS tubes, the second ends of all the switching tubes are the collecting electrodes of the triodes or the drain electrodes of the MOS tubes, and the control ends of all the switching tubes are the base electrodes of the triodes or the grid electrodes of the MOS tubes. In this embodiment, as shown in fig. 2, the first signal output circuit and the second signal output circuit are square wave signal generator circuits with duty ratio of 50% and opposite phases, which are conventional general oscillator circuits, and of course, the first signal output circuit and the second signal output circuit can also be formed by outputting two paths of PWM square wave signals with duty ratio of 50% and opposite phases through GPIO ports of the single chip microcomputer.
The following working principle is explained in general:
as shown in fig. 1, the PWM1 is the signal output by the first signal output circuit, and the PWM2 is the signal output by the second signal output circuit.
The principle of the first charge pump switch bridge circuit is first described: when the signal PWM1 is at a high potential, the NMOS transistor Q7, the NMOS transistor Q8, and the PMOS transistor Q1 are turned on, and then the electric energy of the first power input terminal IN +, the second power input terminal IN-is charged to the capacitor C3 and the capacitor C5 through the PMOS transistor Q1 and the NMOS transistor Q7, and since the PMOS transistor Q1 and the NMOS transistor Q7 are both saturated and turned on and the impedance is only a few milliohms, the voltages at the two ends of the capacitor C3 and the capacitor C5 are quickly charged to the VCC voltage level.
Meanwhile, the PWM2 is at a low potential, the optical coupler Q5, the NMOS transistor Q10, the PMOS transistor Q2 and the NMOS transistor Q9 are all not conducted, and the latter circuit is not in use. When the PWM1 becomes a low potential, the NMOS transistor Q7, the NMOS transistor Q8, and the PMOS transistor Q1 are all turned off, and then the capacitor C3 and the capacitor C5 are completely disconnected from the first power input terminal IN +, and the second power input terminal IN-, and at the same time, the PWM2 becomes a high potential, and the optical coupler Q5, the NMOS transistor Q10, the PMOS transistor Q2, and the NMOS transistor Q9 are turned on, so that the capacitor C7 is charged by the electric energy stored IN the capacitor C3 and the capacitor C5 through the PMOS transistor Q2 and the NMOS transistor Q9, and since the saturation conduction impedance of the PMOS transistor Q2 and the NMOS transistor Q9 is only a few milliohms, the voltage at the two ends of the capacitor C7 is quickly charged to the voltage level of the capacitor C3 and the capacitor C5, and the cycle is repeated, and the electric energy at the first power input terminal IN +, and the second power input terminal IN-is converted into the capacitor C7.
Because the load exists all the time, when the PMOS transistor Q2 and the NMOS transistor Q9 are not turned on, the energy consumption of the load can only come from the electric energy stored in the capacitor C7, and a power ripple synchronous with the switching frequency of the PWM2 is formed on the first power output terminal OUT +. The switching time of the other switch bridge circuit is just opposite to that of the first switch bridge circuit, when the PMOS tube Q2 and the NMOS tube Q9 are not conducted, the other PMOS tube Q4 and the NMOS tube Q13 are conducted to charge the capacitor C7, and therefore it is guaranteed that the charging current for the capacitor C7 is continuous (the working principle and parameters of the principle of the second charge pump switch bridge circuit are completely the same as those of the first charge pump switch bridge circuit, and repeated description is not repeated here).
Because the negative pole of the capacitor C7 is connected to the positive pole VCC of the power supply in FIG. 1, and the voltage at the two ends of the capacitor C7 is approximately equal to VCC, the voltage between the positive pole of the capacitor C7 and the negative pole GND of the power supply is approximately equal to 2 times VCC voltage, and the 2 times voltage conversion function is realized. Of course, if the anode of the capacitor C7 is connected to the power supply cathode GND, the voltage of the cathode of the capacitor C7 is approximately equal to-VCC voltage, so that the conversion from positive voltage to negative voltage is realized. Different from a common charge pump circuit, the embodiment switches on the corresponding switch units in turn through two paths of charge pump switch bridge circuits, so that the output current is ensured to be continuous, the circuit switches of the embodiment can not influence circuits at the input end and the output end, and the charge pump switch bridge circuit is applied to a switching load. It should be noted that, the present embodiment can select a high power transistor, and then can be used for voltage conversion in high power situations.
The energy loss of the circuit of the embodiment is only related to the on-resistance of 8 power tubes, namely the PMOS tube Q1, the PMOS tube Q2, the NMOS tube Q7, the NMOS tube Q9, the PMOS tube Q3, the PMOS tube Q4, the NMOS tube Q11 and the NMOS tube Q13, and the energy consumed by other oscillating circuits and driving circuits is constant and weak, and the efficiency is higher when the power is higher.
In another embodiment, the output storage capacitor unit includes a first sub-output storage capacitor and a second sub-output storage capacitor connected in series, a non-series node of the first sub-output storage capacitor is connected to the first power output terminal, a non-series node of the second sub-output storage capacitor is connected to the second power output terminal, and a series node of the first sub-output storage capacitor and the second sub-output storage capacitor is connected to the first power input terminal. The two ends of the first sub-output storage capacitor are connected in parallel with a third sub-output storage capacitor, the two ends of the second sub-output storage capacitor are connected in parallel with a fourth sub-output storage capacitor, as shown in fig. 3, the first sub-output storage capacitor is a capacitor C71, the second sub-output storage capacitor is a capacitor C8, the third sub-output storage capacitor is a capacitor C11, and the fourth sub-output storage capacitor is a capacitor C12.
The invention is characterized in that the invention mainly adopts the matching of a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, a first signal output circuit with 50% duty ratio and opposite phase, and a second signal output circuit to realize the adoption of switch capacitance type voltage boosting and greatly improve the conversion efficiency, especially, because two switches with 50% duty ratio and opposite polarity are used for charging an output storage capacitor unit in turn, the output is continuously output in a linear state on the output storage capacitor unit and is not influenced by the switching frequency, the subsequent earphone end can use the prior conventional switch type voltage reduction charging circuit, and the total conversion efficiency is greatly improved;
and the plurality of switching tubes can select high-power switching tubes according to needs, and then can realize 2 times of voltage output or occasions of changing single power supply into double power supply and the like on any occasions under the condition of enough power supply current.
Claims (8)
1. The utility model provides a bluetooth headset charging box boost circuit which characterized in that: the charge pump circuit comprises a first power supply input end, a second power supply input end, a first power supply output end, a second power supply output end, a first charge pump switch bridge circuit, a second charge pump switch bridge circuit, an output storage capacitor unit, a first signal output circuit and a second signal output circuit, wherein the duty ratio of the first charge pump switch bridge circuit is 50%, and the first signal output circuit and the second signal output circuit are opposite in phase;
the first charge pump switch bridge circuit and the second charge pump switch bridge circuit respectively comprise a first charge temporary storage capacitor, a first switch unit, a second switch unit, a third switch unit, a fourth switch unit, a fifth switch unit for driving the first switch unit, a sixth switch unit for driving the second switch unit and a photoelectric coupler for driving the fourth switch unit;
the first switch unit and the second switch unit are connected in series, a non-series node of the first switch unit is connected with a first power supply input end, and a non-series node of the second switch unit is connected with a first power supply output end; the two ends of the output storage capacitor unit are respectively connected with a first power supply output end and a second power supply output end, and the second power supply output end is connected with a sixth switch unit;
the third switching unit and the fourth switching unit are connected in series, a non-series node of the third switching unit is connected with the second power supply input end, a non-series node of the fourth switching unit is connected with the first power supply input end, and a series node of the first switching unit and the second switching unit is connected with a series node of the third switching unit and the fourth switching unit through a first charge temporary storage capacitor; two ends of the first charge temporary storage capacitor are connected with a second charge temporary storage capacitor in parallel;
the first signal output circuit is respectively connected with a third switch unit of the first charge pump switch bridge circuit, a fifth switch unit of the first charge pump switch bridge circuit, a sixth switch unit of the second charge pump switch bridge circuit and a photoelectric coupler of the second charge pump switch bridge circuit;
the second signal output circuit is respectively connected with the sixth switching unit of the first charge pump switching bridge circuit, the photoelectric coupler of the first charge pump switching bridge circuit, the third switching unit of the second charge pump switching bridge circuit and the fifth switching unit of the second charge pump switching bridge circuit;
the photoelectric coupler comprises a light emitting diode and a photosensitive triode;
the collector of the phototriode is connected with the first switch unit, the emitter of the phototriode is connected with the fourth switch unit, the anode of the light-emitting diode of the first charge pump switch bridge circuit is connected with the second signal output circuit through the fourth resistor, and the anode of the light-emitting diode of the second charge pump switch bridge circuit is connected with the first signal output circuit through the fourth resistor.
2. The bluetooth headset charging box boost circuit of claim 1, wherein: the first switch unit comprises a first switch tube and a first resistor;
the first end of the first switch tube is connected with a first power supply input end, the second end of the first switch tube is connected with a second switch unit and a first charge temporary storage capacitor, the control end of the first switch tube is connected with the first end of the first switch tube through a first resistor, and the control end of the first switch tube is also connected with a fifth switch unit;
the first switch unit of the first charge pump switch bridge circuit further comprises a power supply filter capacitor, and two ends of the power supply filter capacitor are respectively connected with the first power supply input end and the second power supply input end.
3. The bluetooth headset charging box boost circuit of claim 1, wherein: the second switch unit comprises a second switch tube and a second resistor;
the first end of the second switch tube is connected with the first switch unit and the first charge temporary storage capacitor, the second end of the second switch tube is connected with the first power output end, the control end of the second switch tube is connected with the first end of the second switch tube through the second resistor, and the control end of the second switch tube is further connected with the sixth switch unit.
4. The bluetooth headset charging box boost circuit of claim 1, wherein: the third switching unit comprises a third switching tube, the first end of the third switching tube is connected with the second power input end, the second end of the third switching tube is connected with the fourth switching unit and the first charge temporary storage capacitor, and the first signal output circuit is connected with the control end of the third switching tube.
5. The bluetooth headset charging box boost circuit of claim 1, wherein: the fourth switching unit comprises a fourth switching tube and a third resistor;
the first end of the fourth switch tube is connected with the third switch unit and the first charge temporary storage capacitor, the second end of the fourth switch tube is connected with the first power input end, the control end of the fourth switch tube is connected with the photoelectric coupler, and the control end of the fourth switch tube is connected with the first end of the fourth switch tube through the third resistor.
6. The bluetooth headset charging box boost circuit of claim 1, wherein: the fifth switch unit comprises a fifth switch tube, the first end of the fifth switch tube is connected with the first power supply input end and is grounded, and the second end of the fifth switch tube is connected with the first switch unit;
and the control end of a fifth switch tube of the first charge pump switch bridge circuit is connected with the first signal output circuit, and the control end of a fifth switch tube of the second charge pump switch bridge circuit is connected with the second signal output circuit.
7. The bluetooth headset charging box boost circuit of claim 1, wherein: the sixth switching unit comprises a sixth switching tube, the first end of the sixth switching tube is connected with the second power output end and is grounded, and the second end of the sixth switching tube is connected with the second switching unit;
and the control end of a sixth switching tube of the first charge pump switch bridge circuit is connected with the second signal output circuit, and the control end of a sixth switching tube of the second charge pump switch bridge circuit is connected with the first signal output circuit.
8. The bluetooth headset charging box boost circuit of claim 1, wherein: the output storage capacitor unit comprises a first branch output storage capacitor and a second branch output storage capacitor which are connected in series, the non-series node of the first branch output storage capacitor is connected with the first power output end, the non-series node of the second branch output storage capacitor is connected with the second power output end, and the series node of the first branch output storage capacitor and the series node of the second branch output storage capacitor are connected with the first power input end.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110938781.9A CN113825057B (en) | 2021-08-16 | 2021-08-16 | Bluetooth headset charging box boost circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110938781.9A CN113825057B (en) | 2021-08-16 | 2021-08-16 | Bluetooth headset charging box boost circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113825057A true CN113825057A (en) | 2021-12-21 |
| CN113825057B CN113825057B (en) | 2024-02-27 |
Family
ID=78913173
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110938781.9A Active CN113825057B (en) | 2021-08-16 | 2021-08-16 | Bluetooth headset charging box boost circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113825057B (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007074797A (en) * | 2005-09-06 | 2007-03-22 | Rohm Co Ltd | Switching power supply and electronic device using the same |
| US20110150243A1 (en) * | 2009-12-18 | 2011-06-23 | Sanyo Electric Co., Ltd. | Charging circuit and amplifier |
| CN103532375A (en) * | 2013-09-22 | 2014-01-22 | 江苏芯创意电子科技有限公司 | Boosting charge pump |
| CN104218803A (en) * | 2014-08-27 | 2014-12-17 | 成都芯源系统有限公司 | Bootstrap voltage charging circuit and voltage conversion circuit |
| WO2015100631A1 (en) * | 2013-12-31 | 2015-07-09 | 无锡华润矽科微电子有限公司 | Silicon microphone and special integrated circuit therein |
| CN105340295A (en) * | 2013-06-18 | 2016-02-17 | 德州仪器公司 | Protection circuitry and methods for audio ground circuits |
| US20160099638A1 (en) * | 2014-10-06 | 2016-04-07 | Nxp B.V. | Differential dynamic charge pump circuit |
| CN106787691A (en) * | 2017-01-06 | 2017-05-31 | 上海华虹宏力半导体制造有限公司 | Charge pump circuit, charge pump system and memory |
| CN216162619U (en) * | 2021-08-16 | 2022-04-01 | 广东朝阳电子科技股份有限公司 | Bluetooth headset charging box boost circuit |
-
2021
- 2021-08-16 CN CN202110938781.9A patent/CN113825057B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007074797A (en) * | 2005-09-06 | 2007-03-22 | Rohm Co Ltd | Switching power supply and electronic device using the same |
| US20110150243A1 (en) * | 2009-12-18 | 2011-06-23 | Sanyo Electric Co., Ltd. | Charging circuit and amplifier |
| CN105340295A (en) * | 2013-06-18 | 2016-02-17 | 德州仪器公司 | Protection circuitry and methods for audio ground circuits |
| CN103532375A (en) * | 2013-09-22 | 2014-01-22 | 江苏芯创意电子科技有限公司 | Boosting charge pump |
| WO2015100631A1 (en) * | 2013-12-31 | 2015-07-09 | 无锡华润矽科微电子有限公司 | Silicon microphone and special integrated circuit therein |
| CN104218803A (en) * | 2014-08-27 | 2014-12-17 | 成都芯源系统有限公司 | Bootstrap voltage charging circuit and voltage conversion circuit |
| US20160099638A1 (en) * | 2014-10-06 | 2016-04-07 | Nxp B.V. | Differential dynamic charge pump circuit |
| CN106787691A (en) * | 2017-01-06 | 2017-05-31 | 上海华虹宏力半导体制造有限公司 | Charge pump circuit, charge pump system and memory |
| CN216162619U (en) * | 2021-08-16 | 2022-04-01 | 广东朝阳电子科技股份有限公司 | Bluetooth headset charging box boost circuit |
Non-Patent Citations (3)
| Title |
|---|
| K.I.HWU ET AL .: "Voltage-Boosting Conveter Based on Charge Pump and Coupling Inductor With Passive Voltage Clamping", 《IEEE TRANSCTIONS ON INDUSTRIAL ELECTRONICS》, vol. 57, no. 5 * |
| 王承智 等: "低功耗电荷泵 DC/DC 升压电路设计", 《集成技术》 * |
| 秦晋豫: "用于无线传感器网络节点的充电管理电路研究", 《中国优秀硕士学位论文全文数据库（电子期刊）》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113825057B (en) | 2024-02-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108448886B (en) | Boock converter bootstrap drive circuit | |
| CN111224540B (en) | Switch capacitor converter and driving circuit thereof | |
| CN112019052B (en) | Power conversion circuit, power conversion system and power chip | |
| CN107623440A (en) | Voltage conversion circuit and power supply switch circuit | |
| CN116169882B (en) | High-gain boost converter | |
| CN216162619U (en) | Bluetooth headset charging box boost circuit | |
| CN113612386B (en) | Multi-mode buck converter | |
| CN103066841A (en) | Voltage-multiplying DC converter based on charge pump capacitor | |
| CN114552975A (en) | Power conversion system, electronic equipment comprising same and integrated circuit | |
| CN207368896U (en) | Bootstrapping drive circuit, synchronous rectification bootstrapping control circuit | |
| CN108462390B (en) | Boosting module for uninterruptible power system | |
| CN113825057B (en) | Bluetooth headset charging box boost circuit | |
| KR20140091477A (en) | Switching regulator including charge pump | |
| CN216981786U (en) | Boost circuit and boost system | |
| TWI752840B (en) | Resonant switching power converter and driving circuit thereof | |
| CN107086772B (en) | Boost circuit | |
| JP2018137971A (en) | Booster module for uninterruptible power supply system | |
| TW202015323A (en) | Dc-dc converter with step-up/down ability | |
| CN114499183A (en) | Wide-range input non-isolated three-port DC-DC converter | |
| CN220421641U (en) | Boost circuit and power module applying same | |
| JPS5935562A (en) | Dc/dc converter | |
| CN116111817B (en) | Bootstrap circuit suitable for buck-boost topology and energy storage power supply | |
| CN219875492U (en) | Negative boost DC-DC converter | |
| CN114583928B (en) | Power supply boosting drive circuit based on self-oscillation | |
| CN102843030B (en) | Topological circuit and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |