CN113809133A - Display panel and display device - Google Patents

Display panel and display device Download PDF

Info

Publication number
CN113809133A
CN113809133A CN202110960244.4A CN202110960244A CN113809133A CN 113809133 A CN113809133 A CN 113809133A CN 202110960244 A CN202110960244 A CN 202110960244A CN 113809133 A CN113809133 A CN 113809133A
Authority
CN
China
Prior art keywords
layer
routing
display panel
display
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110960244.4A
Other languages
Chinese (zh)
Other versions
CN113809133B (en
Inventor
吴海艳
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Tianma Microelectronics Co Ltd
Original Assignee
Wuhan Tianma Microelectronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Tianma Microelectronics Co Ltd filed Critical Wuhan Tianma Microelectronics Co Ltd
Priority to CN202110960244.4A priority Critical patent/CN113809133B/en
Publication of CN113809133A publication Critical patent/CN113809133A/en
Application granted granted Critical
Publication of CN113809133B publication Critical patent/CN113809133B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays
    • H10K59/131Interconnections, e.g. wiring lines or terminals
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays

Abstract

The application discloses display panel and display device has the display area and surrounds the non-display area of display area, includes the bench area in the non-display area and sets up the circuit connection district in the bench area, still is equipped with shift register and drive I C in the non-display area, still includes: the first wiring layer is arranged in the step area, a plurality of first wirings are arranged in the first wiring layer, and one end of each first wiring is connected with the driver I C; the second routing layer is arranged in the step area, an insulating layer is arranged between the second routing layer and the first routing layer, a plurality of second routing lines are arranged in the second routing layer, and one end of each second routing line is connected with the corresponding first routing line through a through hole in a line connection area; the blocking grooves are arranged in the non-display area and distributed annularly around the circuit connecting area, and the orthographic projection of the blocking grooves in the non-display area surrounds or covers the circuit connecting area. The application provides a pair of display panel and display device can protect the circuit in the via to walk the line and not corroded the infringement by steam, improves display panel's life.

Description

Display panel and display device
Technical Field
The application relates to the technical field of display, in particular to a display panel and a display device.
Background
With the continuous development of Display technologies, such as LCD (Liquid Crystal Display), OLED (Organic Light-Emitting Diode), flexible Display, etc., Display panels are widely used in various industries. However, many technical problems still exist in the display panel and are not well solved, and in order to improve the production yield and the display effect of the display panel, a person skilled in the art needs to continuously and deeply research, search the reasons for the technical problems, and innovate a method for solving the problems.
Disclosure of Invention
The embodiment of the application provides a display panel and display device, can completely cut off the outlying steam of via hole in the display panel, the circuit that protects in the via hole is walked the line and is not corroded the infringement by steam, reduces the circuit and walks the risk that the circuit became invalid that is corroded and lead to by steam, improves display panel's life.
In a first aspect, an embodiment of the present application provides a display panel, which has a display area and a non-display area surrounding the display area, where the non-display area includes a step area and a line connection area disposed in the step area, and the non-display area is further provided with a shift register and a driving IC, and the display panel includes: the first routing layer is arranged in the step area, a plurality of first routing lines are arranged in the first routing layer, and one end of each first routing line is connected with the drive IC; the second routing layer is arranged in the step area, an insulating layer is arranged between the second routing layer and the first routing layer, a plurality of second routing lines are arranged in the second routing layer, one end of each second routing line is connected with the corresponding first routing line through a via hole in the line connection area, the other end of each second routing line is connected with the corresponding shift register, and the drive IC sequentially passes through the first routing line and the second routing line to provide control signals for the shift register; the blocking grooves are arranged in the non-display area and distributed around the circuit connecting area in an annular mode, and the orthographic projection of the blocking grooves in the non-display area surrounds or covers the circuit connecting area; the organic functional film layer at least comprises a first part, the first part extends from the display area to the periphery of the barrier groove, the first part is arranged on one side, back to the first routing layer, of the second routing layer, and the organic functional film layer is not arranged in the barrier groove; and the packaging layer is arranged on one side, back to the second routing layer, of the organic functional film layer.
In a second aspect, a display device provided in an embodiment of the present application includes the display panel according to the above embodiment.
The embodiment of the application provides a display panel and display device, through setting up the separation groove around the circuit joining region, and do not set up organic functional film layer at the separation inslot, make the organic functional film layer that sets up on the second routing layer be cut off in separation groove department, cut off the peripheral organic functional film layer of circuit joining region through the separation groove promptly, thereby make the separation groove cut off outside steam and ooze into circuit joining region and via hole route all around, avoid steam to pass organic functional film layer and ooze into via hole department and corrode the circuit in the via hole and walk the line. Simultaneously, through setting up the encapsulated layer in the one side on organic functional film layer dorsad second routing layer, utilize the encapsulated layer isolated to the secondary of steam, further prevent that steam from oozing into organic functional film layer, also avoided steam to ooze into the display area simultaneously. The display panel and the display device provided by the embodiment of the application are isolated from the water vapor by the barrier groove and the packaging layer, the circuit wiring in the via hole is effectively protected from being damaged by water vapor corrosion, the via hole is guaranteed to maintain a normal electric signal connection function, the risk that the circuit wiring is corroded by water vapor and the circuit is failed is reduced, and the service life of the display panel and the service life of the display device are effectively prolonged.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings needed to be used in the embodiments of the present application will be briefly described below, and it is obvious that the drawings described below are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a schematic diagram of a display panel according to the prior art;
FIG. 2 is a schematic view of a partial structure of the stepped region of FIG. 1;
FIG. 3 is a schematic cross-sectional view taken along line A-A of FIG. 2;
FIG. 4 is a partial enlarged view of region B in FIG. 3;
fig. 5 is a schematic partial structure diagram of a step region in a display panel according to an embodiment of the present disclosure;
FIG. 6 is a schematic diagram of the cross-sectional structure of the film layer in the area C of FIG. 5;
FIG. 7 is a schematic cross-sectional view taken along line D-D of FIG. 5;
fig. 8 is a schematic cross-sectional view of a display panel according to an embodiment of the present disclosure;
FIG. 9 is a schematic view of another partial structure of a step region in a display panel according to an embodiment of the present disclosure;
FIG. 10 is a schematic cross-sectional view taken along line E-E of FIG. 9;
FIG. 11 is an enlarged partial view of region F of FIG. 10;
fig. 12 is a schematic structural diagram of a display device according to an embodiment of the present application.
In the drawings: a display panel-100; display area-R1; non-display region-R2; line connection area-1000; step area-2000; a shift register-3000; a driver IC-4000; display means-5000; a first routing layer-200; a first trace-210; a second routing layer-300; a second trace-310; virtual line-320; a via-400; organic functional film layer-500; a first portion-510; a first planarization layer-511; a first pixel definition layer-512; a second portion-520; a second planarization layer-521; a second pixel definition layer-522; an encapsulation layer-600; a first inorganic film layer-610; an organic protective layer-620; barrier groove-700; an insulating layer-800; an organic insulating layer-810; a first organic insulating layer-811; a second organic insulating layer-812; an inorganic insulating layer-820; a second inorganic film layer-900; a substrate-10; TFT array layer-20; an active layer-21; a first interlayer insulating layer-22; a first conductor layer-23; a second interlayer insulating layer-24; a second conductor layer-25; a third interlayer insulating layer-26; a third conductor layer-27; a light-emitting layer 30.
Detailed Description
Features and exemplary embodiments of various aspects of the present application will be described in detail below. In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the present application. It will be apparent, however, to one skilled in the art that the present application may be practiced without some of these specific details. The following description of the embodiments is merely intended to provide a better understanding of the present application by illustrating examples thereof.
It should be noted that the embodiments and features of the embodiments in the present application may be combined with each other without conflict.
In the drawings and the following description, at least some well-known structures and techniques have not been shown in detail in order to avoid unnecessarily obscuring the present application; also, the dimensions of some of the structures may be exaggerated for clarity. Furthermore, the described features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
The following description is given with reference to the orientation words shown in the drawings, and is not intended to limit the specific structure of the display panel and the display device of the present application. In the description of the present application, it is also to be noted that, unless otherwise explicitly specified or limited, the terms "mounted," "connected," and "disposed" are to be construed broadly, e.g., as meaning either a fixed connection, a removable connection, or an integral connection; can be directly connected or indirectly connected. The specific meaning of the above terms in the present application can be understood as appropriate by one of ordinary skill in the art.
Referring to fig. 1 to 4, in a step area 2000 of a display panel, a circuit routing layer may exist, in which circuit routing lines are formed by patterning, the circuit routing lines are generally used for transmitting electrical signals, the circuit routing lines existing in the step area 2000 include a scan line lead, a timing control line, and the like, and for an OLED display panel, a light emitting control line lead is further included, two ends of the circuit routing lines are respectively connected to a driving IC4000 and a shift register 3000, the driving IC4000 transmits a control signal to the shift register 3000 through the circuit routing lines, and then the driving signal is provided to each pixel area of the display panel through the shift register 3000.
The bad condition that the circuit wiring generates static electricity in the normal use process due to the fact that the circuit wiring is too long and the resistance is too large is considered, the condition that the circuit wiring is short-circuited due to too much static electricity accumulated in the circuit wiring is considered, the signal transmission function of the circuit wiring is damaged, and normal display of the display panel is influenced.
Based on the above situation, in the step area of the display panel, two or more circuit routing layers may be disposed, taking two circuit routing layers as an example, referring to fig. 1 to 4, the display panel has two circuit routing layers, including the first routing layer 200 and the second routing layer 300 both disposed in the step area 2000, the insulating layer 800 is disposed between the second routing layer 300 and the first routing layer 200, the first routing layer 200 has a plurality of first traces 210, one end of the first traces 210 is connected to the driving IC4000, and the second routing layer 300 has a plurality of second traces 310. It should be understood that, the first routing layer 200 forms a plurality of first routing lines 210 through patterning, and similarly, the second routing layer 300 also forms a plurality of second routing lines 310 through patterning, the adjacent first routing lines 210 and the adjacent second routing lines 310 are connected through the via holes 400, and the other end of the second routing lines 310 is connected to the shift register 3000, so as to eliminate the disadvantage that a single long circuit routing line is prone to generate and accumulate static electricity, which affects normal display of the display panel. Meanwhile, the first routing layer 200 and the second routing layer 300 are provided with the insulating layer 800.
Before the display panel is put on the market, a reliability test needs to be performed, so that the display panel is exposed to natural or artificial environmental conditions for testing, for example, conditions of high temperature, low temperature, high humidity, temperature change and the like of a climate environment are simulated through various environmental test equipment, conditions of the display panel in various use environments are reflected in an accelerated manner, whether the display panel reaches a quality target expected in research, development, design and manufacture is verified, and therefore the whole display panel is evaluated to determine the reliability life of the display panel.
In the process of testing the reliability of the display panel, research and development personnel find that the display effect or the display performance of a part of the display panel is deteriorated or even the display cannot be displayed after the reliability test. After the research and development staff scan and analyze the cross section of the display panel with poor display effect through an FIB (focused ion beam) instrument, the research and development staff find that: corrosion occurs at the via hole 400 for connecting the first trace 210 and the second trace 310, which causes open circuit failure of the connection circuit in the via hole 400, thereby affecting the display effect of the display panel.
Research and development personnel find that the organic functional film layer 500 exists at the positions of the first routing layer 200, the second routing layer 300, the corroded via hole 400 and the periphery of the via hole 400 by analyzing an FIB (electronic imaging) diagram of the cross section of the display panel, and the organic functional film layer 500 is made of an organic material, so that the water vapor blocking capability of the organic material is poor, when the reliability experiment is performed on the display panel, the water vapor in the environment easily enters from the side edge of the step area 2000 of the display panel, and the water vapor can penetrate into the organic functional film layer 500 from the side surface of the organic functional film layer 500 and diffuse to the positions of the first routing layer 200, the second routing layer 300 and the via hole 400 along the organic functional film layer 500 due to the presence of the organic functional film layer 500 in the step area 2000. The circuit that can be stained with in via hole 400 after steam infiltration is walked on the line because the circuit is walked for the metal, can be corroded by steam oxidation after the circuit in via hole 400 is walked and is stained with steam, and the circuit in via hole 400 is walked and is corroded the back by the long-time oxidation of steam, and circuit in via hole 400 is walked and can be taken place to open a circuit for the signal of telecommunication in via hole 400 can not normal transmission, seriously influences display panel's display function and life.
Based on the technical problem, the embodiment of the application provides a display panel and display device, can effectually protect the circuit wiring in the via hole not corroded the infringement by steam, guarantee that the via hole maintains normal signal of telecommunication connection function, reduce the circuit wiring by the risk of steam corrosion and the circuit inefficacy that leads to, effectively improve display panel and display device's life.
For better understanding of the present application, the following describes a display panel and a display device according to an embodiment of the present application in detail with reference to fig. 5 to 12.
Referring to fig. 5 to 7, an embodiment of the present application provides a display panel having a display region R1 and a non-display region R2 surrounding a periphery of the display region R1, the non-display region R2 includes a step region 2000 and a line connection region 1000 disposed in the step region 2000, the non-display region R2 further includes a shift register 3000 and a driving IC4000, and the display panel 100 includes a first routing layer 200, a second routing layer 300, an isolation trench 700, an organic functional film 500, and an encapsulation layer 600.
The first routing layer 200 is disposed in the step area 2000, a plurality of first routing lines 210 are disposed in the first routing layer 200, and one end of each first routing line 210 is connected to the driving IC 4000. Second routing layer 300 is arranged in stepped area 2000, insulating layer 800 is arranged between second routing layer 300 and first routing layer 200, a plurality of second routing lines 310 are arranged in second routing layer 300, one end of second routing line 310 is connected with first routing line 210 through via hole 400 in line connection area 1000, the other end of second routing line 310 is connected with shift register 3000, and driver IC4000 sequentially passes through first routing line 210 and second routing line 310 to provide control signals for shift register 3000. The blocking groove 700 is disposed in the non-display region R2 and annularly distributed around the circuit connection region 1000, and an orthogonal projection of the blocking groove 700 in the non-display region R2 surrounds or covers the circuit connection region 1000. The organic functional film 500 at least includes a first portion 510, the first portion 510 extends from the display region R1 to the periphery of the barrier groove 700, it should be noted that, taking the barrier groove 700 as a boundary, the sidewall of the barrier groove 700 close to the line connection region 1000 is the inner periphery of the barrier groove 700, the sidewall of the barrier groove 700 far from the line connection region 1000 is the periphery of the barrier groove 700, and the space between the inner periphery and the periphery of the barrier groove 700 is the recessed region of the barrier groove 700. The first portion 510 is disposed on a side of the second routing layer 300 opposite to the first routing layer 200, and the organic functional film 500 is not disposed in the barrier groove 700. The encapsulation layer 600 is disposed on a side of the organic functional film 500 facing away from the second routing layer 300.
It should be noted that the area where all the first traces 210 and all the second traces 310 are connected by the vias 400 forms the line connection area 1000, and the vias 400 are located in the line connection area 1000. In addition, the organic functional film 500 includes one or more organic layers such as a planarization layer, a pixel defining layer, and an organic insulating layer.
The display panel provided by the embodiment of the application, set up separation groove 700 through the periphery at line connection district 1000, take the mode that separation groove 700 surrounds line connection district 1000, and do not set up organic functional film layer 500 in separation groove 700, make organic functional film layer 500 that sets up on second routing layer 300 be cut off in separation groove 700 department, cut off peripheral organic functional film layer 500 of line connection district 1000 through separation groove 700 promptly, thereby make separation groove 700 cut off outside steam and ooze into route connection district 1000 and via hole 400 route all around, avoid steam to pass organic functional film layer 500 and ooze into via hole 400 department and corrode the circuit wiring in the via hole 400. Meanwhile, the packaging layer 600 is arranged on one side, back to the second routing layer 300, of the organic functional film layer 500, and the packaging layer 600 is isolated from water vapor for the second time, so that the water vapor is further prevented from seeping into the organic functional film layer 500, and meanwhile, the water vapor is also prevented from seeping into the display area R1.
The display panel that this application embodiment provided, through the dual isolated of separation groove 700 and encapsulated layer 600 to steam, the effectual circuit that has protected in the via hole 400 is walked the line and is not corroded the infringement by steam, guarantees that the via hole 400 maintains normal signal of telecommunication connection function, reduces the circuit and walks the risk of the circuit inefficacy that is corroded and lead to by steam, effectively improves display panel and display device's life.
In some optional embodiments, the barrier groove 700 is a rectangular groove, and the concave side of the barrier groove 700 faces the back side of the display panel 100, i.e., the concave side of the barrier groove 700 faces the non-light-emitting side of the display panel 100. The cross-sectional plan view of the barrier groove 700 may be a circle formed of a rectangle, a circular ring formed of an arc line, a circle formed of a wavy line, a rectangle, a circle, an ellipse, or the like, and the shape of the barrier groove 700 is not limited in the present application. Of course, in other embodiments, the blocking groove 700 may also be a polygonal groove, such as a pentagonal groove, a hexagonal groove, etc., and the shape of the blocking groove 700 only needs to satisfy that the orthographic projection of the blocking groove 700 in the non-display area R2 surrounds or covers the circuit connection area 1000, so as to realize the function that the organic functional film 500 at the periphery of the circuit connection area 1000 is blocked by the blocking groove 700, so as to effectively block the route of external water vapor entering the circuit connection area 1000 through the side edge of the organic functional film 500. It should be understood that the circuit trace in the via hole 400 is a portion where the first trace 210 and the second trace 310 overlap, and the blocking slot 700 effectively prevents the circuit trace in the via hole 400 from being broken, so that the safety performance and the service life of the entire display panel are improved.
It is to be understood that the barrier groove 700 may be a full-face groove, as shown in fig. 5 and 7, in this embodiment, the barrier groove 700 is shaped to fully cover the wire connection region 1000 in the orthographic projection of the non-display region R2; the barrier groove 700 may also be an annular groove, as shown in fig. 9 and 10, and in this embodiment, the barrier groove 700 is shaped to surround the wire connection region 1000 in an orthogonal projection of the non-display region R2.
Referring to fig. 7, in some alternative embodiments, the first portion 510 includes a first planarization layer 511 and a first pixel definition layer 512, the first planarization layer 511 and the first pixel definition layer 512 both extend from the display region R1 to the periphery of the barrier trench 700, the first planarization layer 511 covers a side of the second routing layer 300 facing away from the first routing layer 200, the first pixel definition layer 512 covers a side of the first planarization layer 511 facing away from the second routing layer 300, and the encapsulation layer 600 covers a side of the first pixel definition layer 512 facing away from the first planarization layer 511.
Specifically, referring to fig. 8, in the display panel provided in the embodiment of the present disclosure, the display panel 100 further includes a substrate 10, an anode (not shown in the figure), a cathode (not shown in the figure), a light emitting layer 30, and a TFT array layer 20 disposed on the substrate 10, the first flat layer 511 covers a side of the TFT array layer 20 away from the substrate 10, the anode array is disposed on a side of the first flat layer 511 away from the substrate 10, the first pixel definition layer 512 is disposed on a side of the anode away from the substrate 10, the first pixel definition layer 512 is formed with pixel opening areas distributed in an array, the light emitting layer 30 is correspondingly disposed in the pixel opening areas, and the cathode is located on a side of the light emitting layer 30 away from the substrate 10.
It is understood that, in the display panel provided in the embodiment of the present application, the structure of the entire display panel is formed by sequentially stacking the substrate 10, the TFT array layer 20, the first planarization layer 511, the first pixel definition layer 512, and the encapsulation layer 600. And the substrate 10 and the TFT array layer 20 constitute an array substrate of the display panel.
Wherein the substrate 10 is used for supporting and protecting the film layer thereon, the substrate 10 may be a rigid substrate, for example, the material of the substrate 10 is glass, and of course, the substrate 10 may also be a flexible substrate, for example, the material of the substrate 10 may include one or more combinations of polyether sulfone, polyacrylate, polyether imide, polyethylene naphthalate, polyethylene terephthalate, polyphenylene sulfide, polyarylate, polyimide, polycarbonate and polymer resin of cellulose acetate propionate. Here, the material of the substrate 10 is not limited.
The TFT array layer 20 has a plurality of pixel driving circuits distributed in an array, the pixel driving circuits are used for driving the light emitting layer 30 to emit light or not, and the pixel driving circuits include thin film transistors. Referring further to fig. 8, the TFT array layer 20 illustratively includes an active layer 21, a first interlayer insulating layer 22, a first conductor layer 23, a second interlayer insulating layer 24, a second conductor layer 25, a third interlayer insulating layer 26, and a third conductor layer 27, which are stacked, wherein the first planarization layer 511 covers a side of the third conductor layer 27 away from the substrate 10, the active layer 21 is used to form an active region of each thin film transistor, the first conductor layer is used to form a gate electrode of each thin film transistor, the first conductor layer 23 and the second conductor layer 25 together form a storage capacitor of the array substrate, and the third conductor layer 27 is used to form a source electrode and a drain electrode of each thin film transistor.
In this embodiment, the first planarization layer 511 is used to planarize the third conductive layer 27 on the uppermost layer of the TFT array layer 20, the first pixel definition layer 512 covers a side of the first planarization layer 511 away from the substrate 10, the anode array is disposed on the first planarization layer 511, the first pixel definition layer 512 forms pixel opening areas distributed in an array, the light emitting layer 30 is correspondingly disposed in the pixel opening areas, and the cathode is disposed on the light emitting layer 30. It is to be understood that the first flat layer 511 and the first pixel defining layer 512 are both made of organic materials, for example, the first flat layer 511 may be made of one or more of polyimide, polyethylene terephthalate, polycarbonate, polyethylene, or polyacrylate, and the materials of the first flat layer 511 and the first pixel defining layer 512 are not limited herein.
In order to reduce the thickness of the entire display panel and simplify the process of the entire display panel, the first routing layer 200 may be disposed on the same layer as one of the conductive film layers in the TFT array layer 20, for example, the first routing layer 200 may be disposed on the same layer as one of the active layer 21, the first conductor layer 23, the second conductor layer 25, and the third conductor layer 27; similarly, the second routing layer 300 and the insulating layer 800 may be disposed on the same layer as a film layer in the TFT array layer 20, and only different layers of the first routing layer 200, the insulating layer 800 and the second routing layer 300 are required to be satisfied, so as to achieve the effects of reducing the thickness of the whole display panel and simplifying the process of the whole display panel.
Specifically, referring to fig. 7 and 8, in the present embodiment, the first routing layer 200 and the first conductive layer 23 are disposed on the same layer, the second routing layer 300 and the second conductive layer are disposed on the same layer, and the insulating layer and the second interlayer insulating layer 24 are disposed on the same layer, so as to achieve the effects of reducing the thickness of the entire display panel and simplifying the process of the entire display panel.
In addition, it should be understood that, in the display panel of the embodiment of the present application, before the display panel is completely manufactured and molded, the first flat layer 511 and the first pixel defining layer 512 are both single-layer organic film layers, and both the first flat layer 511 and the first pixel defining layer 512 are stacked and covered in the whole display panel area, that is, extend from the display area R1 to the non-display area R2. Therefore, when designing the isolation trench 700, the first planarization layer 511 and the first pixel definition layer 512 covering the circuit connection region 1000 can be removed by a patterning etching process, and a recess recessed toward the non-light-emitting side of the display panel is formed in the region corresponding to the removed first planarization layer 511 and the removed first pixel definition layer 512, the groove is the partition groove 700, so that the first planarization layer 511 and the first pixel defining layer 512 extend from the display region R1 only to the periphery of the partition groove 700, the first flat layer 511 and the first pixel definition layer 512 do not exist around the first routing layer 200, the second routing layer 300 and the via hole 400 in the line connection area 1000, so that the path of water vapor penetrating into the line connection area 1000 through the first flat layer 511 and the first pixel definition layer 512 is directly cut off, and the water vapor is prevented from invading into the via hole 400 to corrode the circuit routing in the via hole 400.
In addition, it should be noted that, considering that the insulating layer 800 disposed between the second routing layer 300 and the first routing layer 200 is generally made of an organic material, in order to avoid water vapor from permeating from the side of the insulating layer 800 and flowing into the first routing layer 200, the second routing layer 300 and the via hole 400 to corrode the corresponding connection circuit, referring to fig. 7, in this embodiment, the insulating layer 800 is not disposed in the routing connection area 1000, the insulating layer 800 is also not disposed in the partition groove 700, and the insulating layer 800 extends from the edge of the stepped area 1000 to the peripheral edge of the partition groove 700 to terminate, so as to cut off the route where water vapor permeates into the first routing layer 200, the second routing layer 300 and the via hole 400 through the insulating layer 800, and further avoid the circuit routing of the via hole 400 from being corroded by water vapor. Similarly, before the display panel is completely manufactured and molded, the insulating layer 800 may be understood as an integral organic film layer covering the step area 2000, and obviously, the insulating layer 800 covers the line connection area 1000 at this time, so that when the design of the isolation groove 700 is performed, the corresponding insulating layer 800 is removed while the first flat layer 511 and the first pixel definition layer 512 on the line connection area 1000 are removed through a patterned etching process, so that the insulating layer 800 extends from the edge of the step area 1000 to the peripheral edge of the isolation groove 700 and is terminated, thereby the isolation groove 700 cuts off the path of water vapor penetrating into the line connection area 1000 through the insulating layer 800, and further prevents the water vapor from penetrating into the via hole 400 to corrode the circuit trace in the via hole 400.
Referring to fig. 9 to 11, in some alternative embodiments, the organic functional film 500 further includes a second portion 520 disposed on the same layer as the first portion 510, the second portion 520 is disposed in the line connection region 1000, the second portion 520 is disposed on a side of the second wiring layer 300 facing away from the first wiring layer 200, the second portion 520 is spaced apart from the first portion 510 by the barrier groove 700, and the encapsulation layer 600 is disposed on a side of the second portion 520 facing away from the second wiring layer 300.
It should be understood that, since the step area 2000 and the line connection area 1000 are both located in the non-display area R2 of the display panel, when the display panel is a curved screen or a curled screen, the step area 2000 and the line connection area 1000 are both bent with a small degree. And considering that the organic material has better flexibility and is not easy to deform when being bent.
Therefore, in order to ensure the bending performance of the step area 2000 and the line connection area 1000, the second portion 520 of the organic functional film 500 is disposed in the line connection area 1000, and the first portion 510 and the second portion 520 of the organic functional film 500 are separated by the blocking groove 700, so that the route that external moisture permeates into the line connection area 1000 through the first portion 510 of the organic functional film 500 to corrode the circuit trace in the via hole 400 is cut off, the bending performance of the line connection area 1000 is further enhanced by the second portion 520 made of an organic material, the second portion 520 plays a role in reinforcing and protecting the circuit trace and the insulating layer 800 in the line connection area 1000, and the situation that the circuit trace in the line connection area 1000 is broken and fails due to excessive stress when being bent is avoided.
It should be noted that, in this embodiment, before the display panel is completely manufactured and molded, the organic functional film layer 500 may be understood as an integral organic film, the integral organic functional film layer 500 covers the entire display panel region, that is, extends from the display region R1 to the non-display region R2 and covers the line connection region 1000, when the blocking groove 700 is provided, a partial region of the organic functional film layer 500 may be cut out along a ring shape by a patterning process, the cut-out partial region may form an annular groove distributed along the line connection region 1000, the annular groove may be the blocking groove 700, an orthogonal projection of the annular blocking groove 700 in the non-display region R2 may surround the line connection region 1000, the blocking groove 700 formed by the cut-out partial organic functional film layer 500 may separate the originally integral organic functional film layer 500 into a first portion 510 at the periphery of the line connection region 1000 and a second portion 520 at the interior of the line connection region 1000, through this kind of mode had both guaranteed the wall steam function of separation groove 700, simultaneously, still remain the organic functional film layer of second part 520 that covers on line connection district 1000 as far as, make the organic functional film layer of second part 520 play and walk line reinforcement and guard action to the circuit in line connection district 1000, when insulating the peripheral steam of via hole 400, make full use of the function of the pliability of the organic functional film layer of second part 520, the resistant bending property of line connection district 1000 and step district 2000 has been improved, prevent that the circuit in line connection district 1000 and the step district 2000 from walking the inefficacy because of buckling the fracture, and then guaranteed the display function of whole display panel.
In some alternative embodiments, the second portion 520 includes a second planarization layer 521 and a second pixel definition layer 522, an outer end of the second planarization layer 521 and an outer end of the second pixel definition layer 522 both extend to an end of the isolation trench 700 near the wire connection area 1000, the second planarization layer 521 covers a side of the second routing layer 300 facing away from the first routing layer 200, the second pixel definition layer 522 covers a side of the second planarization layer 521 facing away from the second routing layer 300, and the encapsulation layer 600 covers a side of the second pixel definition layer 522 facing away from the second planarization layer 521.
It should be understood that, in a specific embodiment, the first flat layer 511 and the second flat layer 521 are disposed in the same layer, that is, the barrier groove 700 separates the flat layer, which is originally an integral layer, into the first flat layer 511 at the periphery of the circuit connection region 1000 and the second flat layer 521 inside the circuit connection region 1000; similarly, the first pixel defining layer 512 and the second pixel defining layer 522 are disposed on the same layer, it can be understood that the blocking slot 700 separates the pixel defining layer, which is originally an integral layer, into the first pixel defining layer 512 located at the periphery of the circuit connection region 1000 and the second pixel defining layer 522 located inside the circuit connection region 1000, and the blocking slot 700 can also be formed by a patterned etching process.
It is understood that, in this embodiment, by setting the barrier groove 700 to be an annular groove, it is ensured that the first routing layer 200, the second routing layer 300 and the line connection area 1000 in the step area 2000 are all covered by corresponding organic functional film layers, so that not only is the route of the external water vapor invading into the via hole 400 of the line connection area 1000 cut off, but also the protection effect of the circuit routing in the step area 2000 can be ensured, and the bending resistance of the circuit routing in the whole step area 2000 is improved.
In addition, referring to fig. 10, in the present embodiment, the insulating layer 800 includes an organic insulating layer 810 and an inorganic insulating layer 820 which are stacked, the inorganic insulating layer 820 extends from the edge 2000 of the step area into the line connection area, the inorganic insulating layer 820 covers a side of the first routing layer 200 close to the second routing layer 300, the organic insulating layer 810 covers a side of the inorganic insulating layer 820 facing away from the first routing layer 200, that is, the organic insulating layer 810 and the inorganic insulating layer 820 which are stacked are both disposed between the first routing layer 200 and the second routing layer 300, both function to isolate the first routing layer 200 from the second routing layer 300, and ensure normal light emission of the display panel 100, and meanwhile, the organic insulating layer 810 further enhances the bending resistance of the first routing layer 200 and the second routing layer 300. Considering that the organic insulating layer 810 disposed between the second routing layer 300 and the first routing layer 200 is also made of organic material, in order to avoid water vapor from penetrating from the side of the organic insulating layer 810 and flowing into the first routing layer 200, the second routing layer 300 and the via 400 to corrode the corresponding connecting circuit, in the present embodiment, the blocking groove 700 also divides the organic insulating layer 810 into a first organic insulating layer 811 and a second organic insulating layer 812, the first organic insulating layer 811 extends from the edge of the step area 1000 to the peripheral edge of the blocking groove 700 and terminates, and the organic insulating layer 810 is located at the periphery of the blocking groove 700; the second organic insulating layer 812 is disposed in the circuit connection region 1000, and in the same way as the above, it can be understood that the blocking trench 700 separates the organic insulating layer 810, which is originally an integral layer, into the first organic insulating layer 811 disposed at the periphery of the circuit connection region 1000 and the second organic insulating layer 812 disposed in the circuit connection region 1000, and the blocking trench 700 is also formed by using a patterned etching process.
It is understood that, in this embodiment, by setting the blocking groove 700 to be an annular groove, it is further ensured that the first routing layer 200, the second routing layer 300 and the line connection area 1000 in the step area 2000 all have corresponding flat layers, organic film layers such as a pixel definition layer and an insulating layer, which not only effectively cuts off the route of external water vapor invading into the via hole 400 of the line connection area 1000, but also maximally utilizes the physical properties of the corresponding organic film layers, further enhances the protection effect of circuit routing in the step area 2000, and further improves the bending resistance of circuit routing in the whole step area 2000.
Referring to fig. 5 to 11 again, in some alternative embodiments, the encapsulation layer 600 at least includes a first inorganic film layer 610, and the first inorganic film layer 610 covers the display region R1 and covers at least the wire connection region 1000 and the barrier groove 700 on the non-display region R2.
It should be understood that the inorganic material has a strong water vapor barrier property, and in this embodiment, the material of the first inorganic film 610 may be aluminum oxide, silicon nitride, silicon oxynitride, silicon carbide, titanium oxide, zirconium oxide, or zinc oxide, or other inorganic materials known to those skilled in the art, which is not limited in particular. By covering the first inorganic film layer 610 on the line connection area 1000 and the blocking groove 700, the capability of the first inorganic film layer 610 to block water vapor is fully utilized, and the route of water vapor entering the line connection area 1000 from the surface and the side surface of the line connection area 1000 to corrode the circuit wiring in the via hole 400 is further cut off. Meanwhile, the first inorganic film layer 610 covering the blocking groove 700 and the line connection area 1000 further enhances the function of blocking water vapor of the blocking groove 700, so that the first routing layer 200 and the second routing layer 300 in the line connection area 1000 can be completely covered by the first inorganic film layer 610, water vapor is effectively blocked, and circuit routing in the first routing layer 200 and the second routing layer 300 is prevented from being broken due to oxidation corrosion of water vapor.
In some optional embodiments, the encapsulation layer 600 further includes an organic protection layer 620, the organic protection layer 620 covers a portion of the first inorganic film layer 610, and a vertical projection of the organic protection layer 620 in the non-display region R2 does not overlap a vertical projection of the barrier groove 700 in the non-display region R2.
It should be understood that the organic protection layer 620 is made of an organic material, the arrangement of the organic protection layer 620 can improve the structural stability of the entire encapsulation layer 600, and since the vertical projection of the organic protection layer 620 in the non-display region R2 does not overlap the vertical projection of the barrier groove 700 in the non-display region R2, the organic protection layer 620 is terminated at the edge of the barrier groove 700 extending from the display region R1 to the non-display region R2, so that the protection function of the organic protection layer 620 is ensured, and the organic protection layer 620 is prevented from extending or covering the barrier groove 700 to affect the water vapor barrier effect of the barrier groove 700.
In some alternative embodiments, a plurality of dummy lines 320 are further disposed in the second routing layer 300, the dummy lines 320 are alternately disposed side by side with the second routing 310, and the dummy lines 320 do not extend to the line connection region 1000. It should be understood that the second wires 310 of the second wire layer 300 are formed by a patterning process, in order to ensure uniformity of a manufacturing process of the plurality of second wires 310, a plurality of dummy wires 320 are formed in the second wire layer 300 by a simultaneous manufacturing process, and the dummy wires 320 and the second wires 310 are arranged side by side and alternately, and the arrangement of the dummy wires 320 ensures uniformity and accuracy of each second wire 310 during the manufacturing process, so that a distance and a position of each second wire 310 on the second wire layer 300 meet requirements of the manufacturing accuracy.
In some alternative embodiments, the first routing layer 200 and the second routing layer 300 are both metal routing layers. In addition, in order to reduce the thickness of the display panel and simplify the manufacturing process of the first routing layer 200 and the second routing layer 300, when the TFT array layer 20 on the array substrate is manufactured, because the TFT array layer 20 has a plurality of metal conductor layers, the first routing layer 200 and the second routing layer 300 can be manufactured at the same layer while the metal conductor layers are manufactured, the manufacturing process of the first routing layer 200 and the second routing layer 300 is simplified, and the molding cycle of the whole display panel is also shortened.
In some alternative embodiments, there are a plurality of vias 400, and the first traces 210 are connected to the second traces 310 through the vias 400 in a one-to-one correspondence.
In some optional embodiments, a second inorganic film layer 900 is disposed on a side of the first routing layer 200 facing away from the second routing layer 300, the second inorganic film layer 900 may cover a side of the first routing layer 200 facing away from the second routing layer 300, the second inorganic film layer 900 can also perform a function of isolating moisture, and the simultaneous disposition of the encapsulation layer 600 and the second inorganic film layer 900 provides a dual protection effect for the first routing layer 200 and the second routing layer 300.
As an optional implementation manner, an embodiment of the present application further provides a display device, where the display device includes the display panel provided in each of the foregoing embodiments. The display device can be any product or component with a display function, such as a mobile phone, a tablet computer, a notebook computer, a digital photo frame, a navigator and the like, and can be integrated with a photosensitive assembly such as a camera and the like. Referring to fig. 12, in the present embodiment, the display device 5000 is a smartphone. Since the display device provided by the embodiment of the present application includes the display panel in any of the embodiments, the display device also has the advantages of being not easily broken, high in safety, and the like.
While the invention has been described with reference to specific embodiments, the scope of the invention is not limited thereto, and those skilled in the art can easily conceive various equivalent modifications or substitutions within the technical scope of the invention. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.

Claims (14)

1. A display panel having a display region and a non-display region surrounding the display region, the non-display region including a step region and a line connection region disposed in the step region, the non-display region further including a shift register and a driving IC, the display panel comprising:
the first wiring layer is arranged in the step area, a plurality of first wirings are arranged in the first wiring layer, and one end of each first wiring is connected with the drive IC;
the second routing layer is arranged in the step area, an insulating layer is arranged between the second routing layer and the first routing layer, a plurality of second routing lines are arranged in the second routing layer, one end of each second routing line is connected with the corresponding first routing line through a via hole in the line connection area, the other end of each second routing line is connected with the corresponding shift register, and the drive IC sequentially passes through the first routing line and the second routing line to provide control signals for the shift register;
the blocking grooves are arranged in the non-display area and distributed around the circuit connecting area in an annular mode, and the orthographic projection of the blocking grooves in the non-display area surrounds or covers the circuit connecting area;
the organic functional film layer at least comprises a first part, the first part extends from the display area to the periphery of the barrier groove, the first part is arranged on one side, back to the first routing layer, of the second routing layer, and the organic functional film layer is not arranged in the barrier groove;
and the packaging layer is arranged on one side, back to the second routing layer, of the organic functional film layer.
2. The display panel of claim 1, wherein the blocking groove is a rectangular groove, and the concave side of the blocking groove faces the back side of the display panel.
3. The display panel according to claim 1, wherein the first portion comprises a first flat layer and a first pixel definition layer, the first flat layer and the first pixel definition layer both extend from the display area to the periphery of the barrier trench, the first flat layer covers a side of the second routing layer facing away from the first routing layer, the first pixel definition layer covers a side of the first flat layer facing away from the second routing layer, and the encapsulation layer covers a side of the first pixel definition layer facing away from the first flat layer.
4. The display panel according to claim 3, further comprising a substrate, an anode, a cathode, a light emitting layer, and a TFT array layer disposed on the substrate, wherein the first flat layer covers a side of the TFT array layer facing away from the substrate, the anode array is disposed on the first flat layer, the first pixel definition layer is formed with pixel regions distributed in an array, the light emitting layer is correspondingly disposed in the pixel regions, and the cathode is disposed on the light emitting layer.
5. The display panel according to claim 1, wherein the organic functional film further comprises a second portion disposed on the same layer as the first portion, the second portion is located in the line connection region, the second portion is disposed on a side of the second routing layer facing away from the first routing layer, the second portion is spaced apart from the first portion by the barrier groove, and the encapsulation layer is disposed on a side of the second portion facing away from the second routing layer.
6. The display panel according to claim 5, wherein the second portion comprises a second flat layer and a second pixel defining layer, and an outer end of the second flat layer and an outer end of the second pixel defining layer each extend onto an end of the barrier groove near the wiring connection region.
7. The display panel of claim 6, wherein the second planar layer covers a side of the second routing layer facing away from the first routing layer, the second pixel definition layer covers a side of the second planar layer facing away from the second routing layer, and the encapsulation layer covers a side of the second pixel definition layer facing away from the second planar layer.
8. The display panel of claim 1, wherein the encapsulation layer comprises at least a first inorganic film layer covering the display region and covering at least the circuit connection region and the barrier groove on the non-display region.
9. The display panel of claim 8, wherein the encapsulation layer further comprises an organic protection layer covering a portion of the first inorganic film layer, and a vertical projection of the organic protection layer in the non-display area does not overlap a vertical projection of the barrier groove in the non-display area.
10. The display panel according to claim 1, wherein the second trace layer further has a plurality of dummy lines therein, the dummy lines and the second traces are alternately arranged side by side, and the dummy lines do not extend to the line connection area.
11. The display panel of claim 1, wherein the first routing layer and the second routing layer are both metal routing layers.
12. The display panel according to claim 1, wherein the via hole has a plurality of via holes, and the first trace is connected to the second trace through the via hole in a one-to-one correspondence manner.
13. The display panel according to claim 1, wherein a side of the first routing layer facing away from the second routing layer is provided with a second inorganic film layer.
14. A display device characterized by comprising the display panel according to any one of claims 1 to 13.
CN202110960244.4A 2021-08-20 2021-08-20 Display panel and display device Active CN113809133B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110960244.4A CN113809133B (en) 2021-08-20 2021-08-20 Display panel and display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110960244.4A CN113809133B (en) 2021-08-20 2021-08-20 Display panel and display device

Publications (2)

Publication Number Publication Date
CN113809133A true CN113809133A (en) 2021-12-17
CN113809133B CN113809133B (en) 2023-10-24

Family

ID=78941668

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110960244.4A Active CN113809133B (en) 2021-08-20 2021-08-20 Display panel and display device

Country Status (1)

Country Link
CN (1) CN113809133B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180076159A (en) * 2016-12-27 2018-07-05 엘지디스플레이 주식회사 Display Device And Method Of Fabricating The Same
CN109728194A (en) * 2018-12-28 2019-05-07 上海天马微电子有限公司 Display panel and display device
CN109817689A (en) * 2019-02-19 2019-05-28 京东方科技集团股份有限公司 Array substrate, display panel and display device
JP2019175788A (en) * 2018-03-29 2019-10-10 株式会社ジャパンディスプレイ Display device
CN110993821A (en) * 2019-12-10 2020-04-10 武汉华星光电半导体显示技术有限公司 OLED display panel
CN112366225A (en) * 2020-11-25 2021-02-12 厦门天马微电子有限公司 Display panel and display device
CN112667106A (en) * 2020-12-31 2021-04-16 上海天马有机发光显示技术有限公司 Touch display panel and touch display device
CN112885887A (en) * 2021-02-24 2021-06-01 厦门天马微电子有限公司 Display panel, display device and manufacturing method
CN113066834A (en) * 2021-03-19 2021-07-02 合肥鑫晟光电科技有限公司 Display device, display panel and manufacturing method thereof

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20180076159A (en) * 2016-12-27 2018-07-05 엘지디스플레이 주식회사 Display Device And Method Of Fabricating The Same
JP2019175788A (en) * 2018-03-29 2019-10-10 株式会社ジャパンディスプレイ Display device
CN109728194A (en) * 2018-12-28 2019-05-07 上海天马微电子有限公司 Display panel and display device
CN109817689A (en) * 2019-02-19 2019-05-28 京东方科技集团股份有限公司 Array substrate, display panel and display device
CN110993821A (en) * 2019-12-10 2020-04-10 武汉华星光电半导体显示技术有限公司 OLED display panel
CN112366225A (en) * 2020-11-25 2021-02-12 厦门天马微电子有限公司 Display panel and display device
CN112667106A (en) * 2020-12-31 2021-04-16 上海天马有机发光显示技术有限公司 Touch display panel and touch display device
CN112885887A (en) * 2021-02-24 2021-06-01 厦门天马微电子有限公司 Display panel, display device and manufacturing method
CN113066834A (en) * 2021-03-19 2021-07-02 合肥鑫晟光电科技有限公司 Display device, display panel and manufacturing method thereof

Also Published As

Publication number Publication date
CN113809133B (en) 2023-10-24

Similar Documents

Publication Publication Date Title
CN110416435B (en) Organic light emitting display panel and display device
US11398541B2 (en) Display device having notch or through hole
US11844231B2 (en) Display device
CN108962947B (en) Flexible display panel and display device
US10644257B2 (en) Display device
CN108022956B (en) Light emitting display device
US20170221981A1 (en) Display device and method of manufacturing display device
JP2020532043A (en) Display board and its manufacturing method, display device
CN111384069A (en) Display substrate, preparation method thereof and display panel
KR20060050422A (en) Display device
KR20190100568A (en) organic light emitting display device
CN113130618A (en) OLED display panel
CN113875036B (en) Display substrate, manufacturing method thereof and display device
CN113809133A (en) Display panel and display device
KR20220027448A (en) Display device
EP3637470B1 (en) Display device
KR102533228B1 (en) Organic light emitting display device
JP2013084619A (en) Display device
US20240037980A1 (en) Display panel and electronic device
CN114287063A (en) Display substrate and display device
US7764015B2 (en) Display device
KR20190059079A (en) Organic light emitting display device
US20230209918A1 (en) Display device
CN116723741A (en) Display panel and display device
CN117460313A (en) Display panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant