CN113760800A - Serial port path selection method, system, terminal and storage medium based on BMC - Google Patents

Serial port path selection method, system, terminal and storage medium based on BMC Download PDF

Info

Publication number
CN113760800A
CN113760800A CN202110864833.2A CN202110864833A CN113760800A CN 113760800 A CN113760800 A CN 113760800A CN 202110864833 A CN202110864833 A CN 202110864833A CN 113760800 A CN113760800 A CN 113760800A
Authority
CN
China
Prior art keywords
serial port
port path
bmc
programmable logic
logic device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
CN202110864833.2A
Other languages
Chinese (zh)
Inventor
陈冠嘉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Suzhou Inspur Intelligent Technology Co Ltd
Original Assignee
Suzhou Inspur Intelligent Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Suzhou Inspur Intelligent Technology Co Ltd filed Critical Suzhou Inspur Intelligent Technology Co Ltd
Priority to CN202110864833.2A priority Critical patent/CN113760800A/en
Publication of CN113760800A publication Critical patent/CN113760800A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/382Information transfer, e.g. on bus using universal interface adapter
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus

Abstract

The invention provides a serial port path selection method, a system, a terminal and a storage medium based on BMC, comprising the following steps: establishing communication connection between the BMC and the complex programmable logic device, wherein the complex programmable logic device controls the starting state of each serial port path; the BMC receives a target serial port path input through a WEB interface of the BMC; and sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path. The invention controls the serial port changing paths of the plurality of chips connected with the server through the WEB interface of the BMC, has simple operation, does not need to disassemble the case and also does not need to set a plurality of serial port paths.

Description

Serial port path selection method, system, terminal and storage medium based on BMC
Technical Field
The invention relates to the technical field of servers, in particular to a serial port path selection method, a serial port path selection system, a serial port path selection terminal and a storage medium based on BMC.
Background
Universal Asynchronous Receiver/Transmitter (UART) is commonly referred to as UART. It converts data to be transmitted between serial communication and parallel communication. As a chip for converting a parallel input signal into a serial output signal, the UART is usually integrated into a connection of other communication interfaces. The embodiments are embodied as a stand-alone modular chip or as a peripheral device integrated into a microprocessor. The standard signal amplitude conversion chip is generally in RS-232C specification, is matched with a standard signal amplitude conversion chip such as MAXim 232, and serves as an interface for connecting external equipment. A product in which a sequence signal conversion circuit of a Synchronous system is added to the UART is called usart (universal Synchronous Asynchronous Receiver transmitter).
Since UART is a very common data access channel in the server, especially when the user communicates with Linux kernel inside BMC, the user can proceed with the operation through the UART connector on the motherboard. Besides BMC, expander cards like PCIe also have UART access interfaces. However, if a plurality of chips need to use UART, only one connector can be connected with the computer, and at this time, some methods are used to switch different UART signals to the connector to be connected with the computer. Otherwise, a plurality of UART connectors are required to be designed to connect with the computer.
At present, a universal asynchronous receiver/transmitter (UART) switch circuit is generally designed on a server by additionally arranging a dial switch on the UART switch circuit, a Complex Programmable Logic Device (CPLD) is used for switching signals among different UARTs according to the state of the dial switch, different dial switch combinations correspond to different UART circuits, and the design is designed by designers.
The prior art has the disadvantage that when a user needs to switch different UART paths, the user needs to switch the paths on the PCB, so that the case of the server needs to be opened to switch the PCB, and the operation of opening the case of the server causes great inconvenience in use.
Disclosure of Invention
Aiming at the problem of inconvenient UART path switching in the prior art, the invention provides a serial port path selection method, a serial port path selection system, a serial port path selection terminal and a storage medium based on BMC (baseboard management controller), so as to solve the technical problem.
In a first aspect, the present invention provides a serial port path selection method based on BMC, including:
establishing communication connection between the BMC and the complex programmable logic device, wherein the complex programmable logic device controls the starting state of each serial port path;
the BMC receives a target serial port path input through a WEB interface of the BMC;
and sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path.
Further, establishing a communication connection between the BMC and the complex programmable logic device includes:
and establishing a communication connection between the BMC and the complex programmable logic device through the I2C bus.
Further, the step of receiving, by the BMC, a target serial port path input through the WEB interface of the BMC includes:
verifying the login information of the WEB interface, and returning a plurality of serial port path options to the WEB interface after the verification is passed;
and acquiring a corresponding target serial port path according to the serial port path option selected by the WEB interface.
Furthermore, a plurality of serial port path options are displayed and output in a pull-down menu mode.
Further, the sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path includes:
converting the target serial port path into a hexadecimal numerical value, and writing the converted target serial port path into a register of the complex programmable logic device;
and after the complex programmable logic device monitors that the register is updated, reading the hexadecimal numerical value in the register, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value.
Further, setting the target serial port path to be in an enabled state according to the read hexadecimal value includes:
connecting the serial lines of the UART transmitter and the UART receiver corresponding to the target serial port path according to the read hexadecimal numerical value;
and after the target serial port path is started, clearing the register of the complex programmable logic device.
In a second aspect, the present invention provides a serial port path selection system based on BMC, including:
the communication establishing unit is used for establishing communication connection between the BMC and the complex programmable logic device, and the complex programmable logic device controls the starting state of each serial port path;
the target receiving unit is used for receiving a target serial port path input through a WEB interface of the BMC by the BMC;
and the target starting unit is used for sending the target serial port path to the complex programmable logic device through a communication link and controlling the complex programmable logic device to start the target serial port path.
Further, the communication establishing unit is configured to:
and establishing a communication connection between the BMC and the complex programmable logic device through the I2C bus.
Further, the target receiving unit is configured to:
verifying the login information of the WEB interface, and returning a plurality of serial port path options to the WEB interface after the verification is passed;
and acquiring a corresponding target serial port path according to the serial port path option selected by the WEB interface.
Furthermore, a plurality of serial port path options are displayed and output in a pull-down menu mode.
Further, the target enabling unit includes:
the target writing module is used for converting the target serial port path into a hexadecimal numerical value and writing the converted target serial port path into a register of the complex programmable logic device;
and the target enabling module is used for reading the hexadecimal numerical value in the register after the complex programmable logic device monitors that the register is updated, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value.
Further, setting the target serial port path to be in an enabled state according to the read hexadecimal value includes:
connecting the serial lines of the UART transmitter and the UART receiver corresponding to the target serial port path according to the read hexadecimal numerical value;
and after the target serial port path is started, clearing the register of the complex programmable logic device.
In a third aspect, a terminal is provided, including:
a processor, a memory, wherein,
the memory is used for storing a computer program which,
the processor is used for calling and running the computer program from the memory so as to make the terminal execute the method of the terminal.
In a fourth aspect, a computer storage medium is provided having stored therein instructions that, when executed on a computer, cause the computer to perform the method of the above aspects.
The beneficial effect of the invention is that,
according to the serial port path selection method based on the BMC, the communication link is arranged between the BMC and the complex programmable logic device for controlling the starting state of each serial port path, then the target serial port path needing to be started is input from the WEB interface of the BMC, and the BMC sends the target serial port path to the complex programmable logic device and the complex programmable logic device starts the target serial port path. The invention controls the serial port changing paths of the plurality of chips connected with the server through the WEB interface of the BMC, has simple operation, does not need to disassemble the case and also does not need to set a plurality of serial port paths.
According to the serial port path selection system based on the BMC, the communication link is arranged between the BMC and the complex programmable logic device for controlling the starting state of each serial port path through the communication establishing unit, then the target receiving unit inputs the target serial port path to be started from the WEB interface of the BMC, and the target starting unit realizes that the BMC sends the target serial port path to the complex programmable logic device and the complex programmable logic device starts the target serial port path. The invention controls the serial port changing paths of the plurality of chips connected with the server through the WEB interface of the BMC, has simple operation, does not need to disassemble the case and also does not need to set a plurality of serial port paths.
The terminal provided by the invention comprises a processor for operating the serial port path selection method based on the BMC, the serial port path switching of a plurality of chip connection servers is controlled through the WEB interface of the BMC, the operation is simple, a case does not need to be disassembled, and a plurality of serial port paths do not need to be set.
The storage medium provided by the invention stores a program for executing the serial port path selection method based on the BMC, and the serial port path switching method controls the switching of the serial port paths of the plurality of chip connection servers through the WEB interface of the BMC, so that the operation is simple, a case does not need to be disassembled, and a plurality of serial port paths do not need to be set.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
FIG. 1 is a schematic flow diagram of a method of one embodiment of the invention.
FIG. 2 is a schematic block diagram of a system of one embodiment of the present invention.
Fig. 3 is a schematic structural diagram of a terminal according to an embodiment of the present invention.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The following explains key terms appearing in the present invention.
The BMC executes a server remote Management controller, which is called Basebard Management controller in English. The method can perform operations such as firmware upgrading, machine equipment checking and the like on the machine in a state that the machine is not started. Fully implementing IPMI functionality in a BMC requires a powerful 16-bit or 32-bit microcontroller as well as RAM for data storage, flash memory and firmware for non-volatile data storage, providing basic remote manageability in terms of secure remote restart, secure re-power-up, LAN alerts and system health monitoring. In addition to the basic IPMI function and system operation monitoring function, the mBMC enables selection and protection of BIOS flash devices by storing the previous BIOS using one of 2 flash memories. For example, when the system cannot be started after the remote BIOS is upgraded, the remote administrator can switch back to the BIOS image that worked before to start the system. Once BIOS is upgraded, BIOS image can be locked to prevent virus from invading it.
The I2C bus is a simple, bi-directional two-wire synchronous serial bus developed by Philips. It requires only two wires to transfer information between devices connected to the bus. The master device is used to initiate the bus to transfer data and to generate a clock to open up the devices that are transferring, when any addressed device is considered a slave device. If the host wants to send data to the slave device, the host addresses the slave device first, then actively sends the data to the slave device, and finally the host terminates the data transmission; the master device addresses the slave device first if the master device is to receive data from the slave device. The host is responsible for generating the timing clock and terminating the data transfer.
The CPLD adopts programming technologies such as CMOS EPROM, EEPROM, flash memory, SRAM and the like, thereby forming a programmable logic device with high density, high speed and low power consumption. The logic block in the CPLD is similar to a small-scale PLD, and generally, one logic block comprises 4-20 macro-units, and each macro-unit is generally composed of a product term array, a product term distribution and a programmable register. Each macro unit has multiple configuration modes, and all macro units can be used in a cascading mode, so that more complex combinational logic and sequential logic functions can be realized. For higher integration CPLDs, embedded array blocks with on-chip RAM/ROM are also typically provided. The programmable interconnect channels mainly provide an interconnect network among logic blocks, macro cells, and input/output pins. An input/output block (I/O block) provides an interface between internal logic to device I/O pins. The CPLD with larger logic scale is generally provided with a JTAG boundary scan test circuit, can carry out complete and thorough system test on the programmed high-density programmable logic device, and can carry out system programming through a JTAG interface. Due to differences in integration processes, integration scales, and manufacturers, various CPLD partition structures, logic units, and the like are also greatly different.
A Central Processing Unit (CPU) is a final execution unit for information processing and program operation, and serves as an operation and control core of a computer system.
FIG. 1 is a schematic flow diagram of a method of one embodiment of the invention. The execution main body in fig. 1 may be a serial port path selection system based on BMC.
As shown in fig. 1, the method includes:
step 110, establishing communication connection between the BMC and the complex programmable logic device, wherein the complex programmable logic device controls the starting state of each serial port path;
step 120, the BMC receives a target serial port path input through a WEB interface of the BMC;
and step 130, sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path.
In order to facilitate understanding of the present invention, the BMC-based serial port path selection method provided in the present invention is further described below with reference to the principle of the BMC-based serial port path selection method of the present invention and the process of selecting a BMC-based serial port path in the embodiments.
Specifically, the serial port path selection method based on the BMC includes:
and S1, establishing communication connection between the BMC and the complex programmable logic device, wherein the complex programmable logic device controls the starting state of each serial port path.
The communication connection between the BMC and the complex programmable logic device is established through an I2C bus. The BMC side identifies the complex programmable logic device, the BMC locally stores the identification ID of the complex programmable logic device, and after the BMC is started, if the identification ID is not stored in the identified equipment, a serial port path management communication exception prompt is generated.
A serial port path control program is pre-programmed in the complex programmable logic device, and the starting state of each serial port path can be controlled.
And S2, the BMC receives the target serial port path input through the WEB interface of the BMC.
Verifying the login information of the WEB interface, and returning a plurality of serial port path options to the WEB interface after the verification is passed; and acquiring a corresponding target serial port path according to the serial port path option selected by the WEB interface. And displaying and outputting the plurality of serial port path options in a pull-down menu mode.
The BMC verifies the login information input by the WEB interface, namely the input login information is matched with the login information with the authority stored in the authority library, if the matched login information exists, the input login information is judged to have the login authority, and the verification is passed. And after passing the verification, the BMC returns all current selectable serial port path options to the WEB interface, and each serial port path corresponds to an external chip. And displaying all selectable serial port path options in a pull-down menu bar mode, and after a user clicks a target serial port path option, receiving serial port path option selection information returned by the WEN interface by the BMC to acquire the target serial port path information corresponding to the serial port path option.
And S3, sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path.
Converting the target serial port path into a hexadecimal numerical value, and writing the converted target serial port path into a register of the complex programmable logic device; and after the complex programmable logic device monitors that the register is updated, reading the hexadecimal numerical value in the register, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value. Specifically, the setting of the target serial port path to the enabled state according to the read hexadecimal numerical value includes: connecting the serial lines of the UART transmitter and the UART receiver corresponding to the target serial port path according to the read hexadecimal numerical value; and after the target serial port path is started, clearing the register of the complex programmable logic device.
Because the data that can be received by the register of the complex programmable logic device is hexadecimal data, the information of the target serial port path needs to be converted into the hexadecimal data, and the information of the target serial port path here can be the identity number of the target serial port path, and also can be the device numbers of the transmitter and the receiver corresponding to the target serial port path. The BMC writes the target serial port path converted into the hexadecimal into a register of the complex programmable logic device through an I2C bus, before writing data into the register, firstly, historical data erasing operation is carried out on the register, a storage area which is used for storing the target serial port path and is exclusively stored in the register is stored in the BMC, the BMC only erases the data in the area, and writes the hexadecimal target serial port path which needs to be written into the storage area. In other embodiments of the present invention, the complex programmable logic may also clear the invalid target serial port path after performing one-time register data reading and switching the target serial port path.
And the CPLD monitors the updating condition of the register, and if the situation that data updating exists is monitored, the updated target serial port path data in the register is read, the UART transmitter and the UART receiver corresponding to the target serial port path are determined, and the UART transmitter and the UART receiver are connected in series to form a target serial port path channel, so that starting of the target serial port path is completed.
The embodiment provides a specific flow of a serial port path selection method based on BMC, which includes the following steps:
(1) after the computer is connected to the BMC through a network cable, the computer logs in a WEB interface of the BMC, and a pull-down menu or a button option is used on the WEB interface of the BMC to select a UART channel of a receiving terminal.
(2) Suppose the BMC receives a user's selection of the 0 th UART Receiver channel (Receiver of UART0) at the BMC WEB, and then the BMC writes the I2C register of the CPLD via the I2C BUS. The BMC writes to the CPLD's I2C register at 0x00 in hexadecimal values.
(3) After the I2C register of the CPLD receives the value 0x00 written by the BMC, the CPLD concatenates the UART Transmitter (Transmitter of UART) with the UART Receiver (Receiver of UART0) of the 0 th channel, so that the CPLD performs the function of the UART data selector.
(4) If the BMC receives the user selects the 1 st UART Receiver channel (Receiver of UART1) on the BMC WEB, the BMC writes the I2C register of the CPLD through the I2C BUS. The BMC writes to the CPLD's I2C register at 0x01 in hexadecimal values.
(5) After the I2C register of the CPLD receives the value 0x01 written by the BMC, the CPLD connects the UART Transmitter (Transmitter of UART) and the UART Receiver (Receiver of UART1) of the 1 st channel in series, so that the CPLD performs the switching function of the UART path.
Generally, switching the UART path requires switching the UART channel using a dip switch on a PCBA board, and switching can be performed by opening a chassis, which takes a lot of time. The embodiment improves the time for switching the UART channel by the user, and only needs to switch the UART channel on the BMC WEB, thereby saving much time. In the serial port path selection method based on the BMC provided in this embodiment, a communication link is set between the BMC and a complex programmable logic device that controls the enabling state of each serial port path, then a target serial port path to be enabled is input from a WEB interface of the BMC, and the BMC sends the target serial port path to the complex programmable logic device and enables the target serial port path by the complex programmable logic device. The serial port switching path for connecting the plurality of chips with the server is controlled through the WEB interface of the BMC, operation is simple, a case does not need to be detached, and a plurality of serial port paths do not need to be arranged.
As shown in fig. 2, the system 200 includes:
a communication establishing unit 210, configured to establish a communication connection between the BMC and a complex programmable logic device, where the complex programmable logic device controls an enabling state of each serial port path;
the communication connection between the BMC and the complex programmable logic device is established through an I2C bus. The BMC side identifies the complex programmable logic device, the BMC locally stores the identification ID of the complex programmable logic device, and after the BMC is started, if the identification ID is not stored in the identified equipment, a serial port path management communication exception prompt is generated. A serial port path control program is pre-programmed in the complex programmable logic device, and the starting state of each serial port path can be controlled.
A target receiving unit 220, configured to receive, by the BMC, a target serial port path input through a WEB interface of the BMC;
the BMC verifies the login information input by the WEB interface, namely the input login information is matched with the login information with the authority stored in the authority library, if the matched login information exists, the input login information is judged to have the login authority, and the verification is passed. And after passing the verification, the BMC returns all current selectable serial port path options to the WEB interface, and each serial port path corresponds to an external chip. And displaying all selectable serial port path options in a pull-down menu bar mode, and after a user clicks a target serial port path option, receiving serial port path option selection information returned by the WEN interface by the BMC to acquire the target serial port path information corresponding to the serial port path option.
And the target enabling unit 230 is configured to send the target serial port path to the complex programmable logic device through a communication link, and control the complex programmable logic device to enable the target serial port path.
Because the data that can be received by the register of the complex programmable logic device is hexadecimal data, the information of the target serial port path needs to be converted into the hexadecimal data, and the information of the target serial port path here can be the identity number of the target serial port path, and also can be the device numbers of the transmitter and the receiver corresponding to the target serial port path. The BMC writes the target serial port path converted into the hexadecimal into a register of the complex programmable logic device through an I2C bus, before writing data into the register, firstly, historical data erasing operation is carried out on the register, a storage area which is used for storing the target serial port path and is exclusively stored in the register is stored in the BMC, the BMC only erases the data in the area, and writes the hexadecimal target serial port path which needs to be written into the storage area. In other embodiments of the present invention, the complex programmable logic may also clear the invalid target serial port path after performing one-time register data reading and switching the target serial port path. And the CPLD monitors the updating condition of the register, and if the situation that data updating exists is monitored, the updated target serial port path data in the register is read, the UART transmitter and the UART receiver corresponding to the target serial port path are determined, and the UART transmitter and the UART receiver are connected in series to form a target serial port path channel, so that starting of the target serial port path is completed.
Optionally, as an embodiment of the present invention, the communication establishing unit is configured to:
and establishing a communication connection between the BMC and the complex programmable logic device through the I2C bus.
Optionally, as an embodiment of the present invention, the target receiving unit is configured to:
verifying the login information of the WEB interface, and returning a plurality of serial port path options to the WEB interface after the verification is passed;
and acquiring a corresponding target serial port path according to the serial port path option selected by the WEB interface.
Optionally, as an embodiment of the present invention, the plurality of serial port path options are displayed and output in a pull-down menu mode.
Optionally, as an embodiment of the present invention, the target enabling unit includes:
the target writing module is used for converting the target serial port path into a hexadecimal numerical value and writing the converted target serial port path into a register of the complex programmable logic device;
and the target enabling module is used for reading the hexadecimal numerical value in the register after the complex programmable logic device monitors that the register is updated, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value.
Optionally, as an embodiment of the present invention, the setting the target serial port path to the enabled state according to the read hexadecimal value includes:
connecting the serial lines of the UART transmitter and the UART receiver corresponding to the target serial port path according to the read hexadecimal numerical value;
and after the target serial port path is started, clearing the register of the complex programmable logic device.
In the serial port path selection system based on the BMC provided in this embodiment, a communication link is set between the BMC and the complex programmable logic device that controls the enabling state of each serial port path through the communication establishing unit, then the target receiving unit inputs a target serial port path to be enabled from the WEB interface of the BMC, and the target enabling unit enables the BMC to send the target serial port path to the complex programmable logic device and enable the target serial port path by the complex programmable logic device. The serial port switching path for connecting the plurality of chips with the server is controlled through the WEB interface of the BMC, operation is simple, a case does not need to be detached, and a plurality of serial port paths do not need to be arranged.
Fig. 3 is a schematic structural diagram of a terminal 300 according to an embodiment of the present invention, where the terminal 300 may be used to execute the BMC-based serial port path selection method according to the embodiment of the present invention.
Among them, the terminal 300 may include: a processor 310, a memory 320, and a communication unit 330. The components communicate via one or more buses, and those skilled in the art will appreciate that the architecture of the servers shown in the figures is not intended to be limiting, and may be a bus architecture, a star architecture, a combination of more or less components than those shown, or a different arrangement of components.
The memory 320 may be used for storing instructions executed by the processor 310, and the memory 320 may be implemented by any type of volatile or non-volatile storage terminal or combination thereof, such as Static Random Access Memory (SRAM), electrically erasable programmable read-only memory (EEPROM), erasable programmable read-only memory (EPROM), programmable read-only memory (PROM), read-only memory (ROM), magnetic memory, flash memory, magnetic disk or optical disk. The executable instructions in memory 320, when executed by processor 310, enable terminal 300 to perform some or all of the steps in the method embodiments described below.
The processor 310 is a control center of the storage terminal, connects various parts of the entire electronic terminal using various interfaces and lines, and performs various functions of the electronic terminal and/or processes data by operating or executing software programs and/or modules stored in the memory 320 and calling data stored in the memory. The processor may be composed of an Integrated Circuit (IC), for example, a single packaged IC, or a plurality of packaged ICs connected with the same or different functions. For example, the processor 310 may include only a Central Processing Unit (CPU). In the embodiment of the present invention, the CPU may be a single operation core, or may include multiple operation cores.
A communication unit 330, configured to establish a communication channel so that the storage terminal can communicate with other terminals. And receiving user data sent by other terminals or sending the user data to other terminals.
The present invention also provides a computer storage medium, wherein the computer storage medium may store a program, and the program may include some or all of the steps in the embodiments provided by the present invention when executed. The storage medium may be a magnetic disk, an optical disk, a read-only memory (ROM) or a Random Access Memory (RAM).
Therefore, the communication link is arranged between the BMC and the complex programmable logic device for controlling the starting state of each serial port path, then the target serial port path to be started is input from the WEB interface of the BMC, and the BMC sends the target serial port path to the complex programmable logic device to start the target serial port path by the complex programmable logic device. According to the invention, the serial port changing paths of the plurality of chips connected with the server are controlled and switched through the WEB interface of the BMC, the operation is simple, the case does not need to be disassembled, and a plurality of serial port paths do not need to be set.
Those skilled in the art will readily appreciate that the techniques of the embodiments of the present invention may be implemented as software plus a required general purpose hardware platform. Based on such understanding, the technical solutions in the embodiments of the present invention may be embodied in the form of a software product, where the computer software product is stored in a storage medium, such as a usb disk, a removable hard disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a magnetic disk or an optical disk, and the like, and the storage medium can store program codes, and includes instructions for enabling a computer terminal (which may be a personal computer, a server, or a second terminal, a network terminal, and the like) to perform all or part of the steps of the method in the embodiments of the present invention.
The same and similar parts in the various embodiments in this specification may be referred to each other. Especially, for the terminal embodiment, since it is basically similar to the method embodiment, the description is relatively simple, and the relevant points can be referred to the description in the method embodiment.
In the embodiments provided in the present invention, it should be understood that the disclosed system and method can be implemented in other ways. For example, the above-described system embodiments are merely illustrative, and for example, the division of the units is only one logical functional division, and other divisions may be realized in practice, for example, a plurality of units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, systems or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the claims.

Claims (10)

1. A serial port path selection method based on BMC is characterized by comprising the following steps:
establishing communication connection between the BMC and the complex programmable logic device, wherein the complex programmable logic device controls the starting state of each serial port path;
the BMC receives a target serial port path input through a WEB interface of the BMC;
and sending the target serial port path to the complex programmable logic device through a communication link, and controlling the complex programmable logic device to enable the target serial port path.
2. The method of claim 1, wherein establishing the communication link between the BMC and the complex programmable logic device comprises:
and establishing a communication connection between the BMC and the complex programmable logic device through the I2C bus.
3. The method of claim 1, wherein the BMC receiving the target serial path input through the WEB interface of the BMC comprises:
verifying the login information of the WEB interface, and returning a plurality of serial port path options to the WEB interface after the verification is passed;
and acquiring a corresponding target serial port path according to the serial port path option selected by the WEB interface.
4. The method of claim 3, wherein the plurality of serial path options are displayed in a pull-down menu mode.
5. The method of claim 1, wherein sending the target serial path to the complex programmable logic device via a communication link, and controlling the complex programmable logic device to enable the target serial path comprises:
converting the target serial port path into a hexadecimal numerical value, and writing the converted target serial port path into a register of the complex programmable logic device;
and after the complex programmable logic device monitors that the register is updated, reading the hexadecimal numerical value in the register, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value.
6. The method of claim 5, wherein setting the target serial path to an enabled state according to the read hexadecimal value comprises:
connecting the serial lines of the UART transmitter and the UART receiver corresponding to the target serial port path according to the read hexadecimal numerical value;
and after the target serial port path is started, clearing the register of the complex programmable logic device.
7. The serial port path selection system based on BMC is characterized by comprising:
the communication establishing unit is used for establishing communication connection between the BMC and the complex programmable logic device, and the complex programmable logic device controls the starting state of each serial port path;
the target receiving unit is used for receiving a target serial port path input through a WEB interface of the BMC by the BMC;
and the target starting unit is used for sending the target serial port path to the complex programmable logic device through a communication link and controlling the complex programmable logic device to start the target serial port path.
8. The system of claim 7, wherein the target-enabled unit comprises:
the target writing module is used for converting the target serial port path into a hexadecimal numerical value and writing the converted target serial port path into a register of the complex programmable logic device;
and the target enabling module is used for reading the hexadecimal numerical value in the register after the complex programmable logic device monitors that the register is updated, and setting the target serial port path to be in an enabling state according to the read hexadecimal numerical value.
9. A terminal, comprising:
a processor;
a memory for storing instructions for execution by the processor;
wherein the processor is configured to perform the method of any one of claims 1-6.
10. A computer-readable storage medium, in which a computer program is stored which, when being executed by a processor, carries out the method according to any one of claims 1-6.
CN202110864833.2A 2021-07-29 2021-07-29 Serial port path selection method, system, terminal and storage medium based on BMC Withdrawn CN113760800A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110864833.2A CN113760800A (en) 2021-07-29 2021-07-29 Serial port path selection method, system, terminal and storage medium based on BMC

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110864833.2A CN113760800A (en) 2021-07-29 2021-07-29 Serial port path selection method, system, terminal and storage medium based on BMC

Publications (1)

Publication Number Publication Date
CN113760800A true CN113760800A (en) 2021-12-07

Family

ID=78788105

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110864833.2A Withdrawn CN113760800A (en) 2021-07-29 2021-07-29 Serial port path selection method, system, terminal and storage medium based on BMC

Country Status (1)

Country Link
CN (1) CN113760800A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114610668A (en) * 2022-03-02 2022-06-10 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN114610668A (en) * 2022-03-02 2022-06-10 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC
CN114610668B (en) * 2022-03-02 2024-03-26 宝德计算机系统股份有限公司 Method and device for interaction between intelligent serial port screen and BMC

Similar Documents

Publication Publication Date Title
US8275599B2 (en) Embedded bus emulation
US20110179211A1 (en) Bios architecture
US20080046707A1 (en) Remote Monitor Module For Power Initialization Of Computer System
US20130268708A1 (en) Motherboard test device and connection module thereof
CN102446154B (en) Server system and method for sharing baseboard management controller
CN109144932A (en) A kind of device and method of the quick dynamic configuration FPGA based on DSP
CN115496018A (en) Multi-version verification method, device and equipment for SoC (System on chip)
CN102467400B (en) Control method on multiport network interface card
CN113760800A (en) Serial port path selection method, system, terminal and storage medium based on BMC
US20030120970A1 (en) Method and apparatus for debugging an electronic product using an internal I/O port
CN113268386A (en) Debugging platform and testing method for AOCC system software and identification-level principle sample machine
CN114003445A (en) I2C monitoring function test method, system, terminal and storage medium of BMC
CN112306937B (en) Setting selection circuit, method, device and medium for mainboard device in server
CN111414327B (en) Network device
US20090119420A1 (en) Apparatus and method for scaleable expanders in systems management
TWI774188B (en) Method and system for simultaneously programming a plurality of memory devices
CN204302961U (en) Embedded device and the diagnostic card for embedded device
CN113608937B (en) Hard disk backboard LED hard disk-free testing device and method
CN113765827B (en) Switch firmware protection system
CN115422110B (en) Port configuration method of electronic equipment and PCIE Switch chip
CN114579381A (en) Disk array remote debugging method, system, terminal and storage medium
CN113626821A (en) Server MAC address wireless record refreshing method, system, terminal and storage medium
CN102707965A (en) Field-configurable signal processing device
CN215416634U (en) Offline downloader for FPGA upgrading
CN114169273B (en) Chip mode setting circuit and method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
WW01 Invention patent application withdrawn after publication

Application publication date: 20211207

WW01 Invention patent application withdrawn after publication