CN113742737B - Computer main board chip safety management method and device and computer equipment - Google Patents
Computer main board chip safety management method and device and computer equipment Download PDFInfo
- Publication number
- CN113742737B CN113742737B CN202111133891.4A CN202111133891A CN113742737B CN 113742737 B CN113742737 B CN 113742737B CN 202111133891 A CN202111133891 A CN 202111133891A CN 113742737 B CN113742737 B CN 113742737B
- Authority
- CN
- China
- Prior art keywords
- computer
- state
- chip
- real
- main board
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/57—Certifying or maintaining trusted computer platforms, e.g. secure boots or power-downs, version controls, system software checks, secure updates or assessing vulnerabilities
- G06F21/575—Secure boot
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/4401—Bootstrapping
- G06F9/4411—Configuring for operating with peripheral devices; Loading of device drivers
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Abstract
The invention discloses a computer main board chip safety management method, a computer main board chip safety management device and computer equipment. Wherein the method comprises the following steps: the method comprises the steps of configuring a power supply for supplying power to a complementary metal oxide semiconductor under a computer off state, simultaneously supplying power to a main board chip, recording the current computer system real-time clock of a running program of the main board chip supplied with power by the power supply under the computer off state to obtain a first real-time clock and a second real-time clock, and detecting whether the main board chip is taken down under the computer off state or not by marking a nonvolatile random access memory variable according to the first real-time clock and the second real-time clock. By the method, whether the main board chip is removed or not can be detected in the state of the computer.
Description
Technical Field
The present invention relates to the field of computer technologies, and in particular, to a method and an apparatus for managing security of a computer motherboard chip, and a computer device.
Background
In the related art, BIOS (Basic Input Output System, motherboard) is widely used in the computer industry, and is an indispensable part of almost all computers. The motherboard is mainly responsible for computer power-on related actions including, but not limited to, computer power-on self-test, memory, CPU (central processing unit ), various hardware initialization and booting of computer operating system, etc. The motherboard chip, i.e., the chip in the motherboard, also stores some of the computer user's important configurations and parameters such as over-frequency voltage configuration, administrator passwords, or user passwords. These configurations are extremely important to the security of the computer and may have the consequence of not being able to be put on the fly, even if the hardware is damaged.
At present, the safety management measures for the computer main board chip are relatively few, because most chips are welded on the main board and are not easy to take off, and the main board chip adopts a NOR Flash (non-volatile Flash memory technology) technology, and data in the NOR Flash memory technology is basically not lost accidentally.
Currently, known dual BIOS (dual BIOS chip technology, i.e. two motherboard chips are designed on a motherboard) technology for protecting motherboard chip data, and specific embodiments corresponding to different manufacturers are different, but the basic principles are the same: when the main mainboard is damaged and the computer cannot be started, the other mainboard is started to finish starting the computer, and then the damaged main mainboard is repaired. Thereby achieving the purpose of normally using the computer.
In the prior art, the degree of importance of the data in the main board chip is not enough, and any person can read out all the contents in the main board chip only by taking down the main board chip by using soldering iron and the like and then checking the chip type by using a burner; and then, the principle of writing data in blocks during compiling is utilized, so that the personalized configuration parameters and the password storage places of the relevant computer users can be found. Although the data is read out in binary form, the required data, such as a very critical motherboard password, can be reversely calculated by the mainstream decoding mode. This is a potential safety hazard, which is amplified especially on computer servers where large amounts of important data are stored. Most of computer servers store data materials which a company depends on, and password protection is generally arranged, so that a main board password after the computer is started and initialized is the first security protection program. If someone takes out the main board chip read data by using the hidden trouble at this time to analyze the main board password and successfully start the computer, the security of the computer data is necessarily unfavorable. However, the prior art cannot detect whether the motherboard chip has been removed in the computer off state.
Disclosure of Invention
Accordingly, an object of the present invention is to provide a method and apparatus for managing security of a motherboard chip of a computer, and a computer device, which can detect whether the motherboard chip has been removed in a computer off state.
According to one aspect of the present invention, there is provided a computer motherboard chip security management method, comprising: the power supply is configured to supply power to the complementary metal oxide semiconductor under the state of the computer and simultaneously supply power to the main board chip; in a computer off state, recording the current computer system real-time clock of a main board chip powered by the power supply and running a program in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock; and detecting whether the mainboard chip is taken down or not in the computer off state by marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock.
Wherein, the configuration is the power supply of complementary metal oxide semiconductor power supply under the computer state and is the mainboard chip power supply simultaneously, includes: the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a manner that the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is connected in parallel to the complementary metal oxide semiconductor and the main board chip.
The method for detecting whether the motherboard chip is taken down in the computer state or not by marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock comprises the following steps: and according to the time check result, whether the mainboard chip is taken down or not in the computer off state is detected by marking a nonvolatile random access memory variable or not.
Wherein after detecting whether the motherboard chip has been removed in the computer off state by marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock, the method further comprises: setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer shutdown state is detected when the computer is started.
The setting a computer start-up protection policy, when the computer is started up, executing the start-up protection policy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer off state, wherein the detection result comprises: setting a computer startup protection strategy, when the computer is started, executing the startup protection strategy that the mainboard gives a warning and self-locks to refuse startup according to the detected detection result that whether the mainboard chip is taken down or not in the computer off state, when the detection result that the mainboard chip is taken down in the computer off state is detected, and executing the startup protection strategy that the computer is started normally when the detection result that the mainboard chip is not taken down in the computer off state is detected.
According to another aspect of the present invention, there is provided a computer motherboard chip security management apparatus comprising: the device comprises a configuration module, a recording module and a detection module; the configuration module is used for configuring a power supply for supplying power to the complementary metal oxide semiconductor under the state of a computer and simultaneously supplying power to the main board chip; the recording module is used for recording the current computer system real-time clock of the running program of the main board chip supplied by the power supply in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock under the state of the computer; the detection module is used for detecting whether the mainboard chip is taken down or not in the state of the computer by marking the nonvolatile random access memory variable or not according to the first real-time clock and the second real-time clock.
The configuration module is specifically configured to: the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a manner that the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is connected in parallel to the complementary metal oxide semiconductor and the main board chip.
The detection module is specifically configured to: and according to the time check result, whether the mainboard chip is taken down or not in the computer off state is detected by marking a nonvolatile random access memory variable or not.
Wherein, computer motherboard chip safety control device still includes: an execution module; the execution module is used for setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer shutdown state is detected when the computer is started.
The execution module is specifically configured to: setting a computer startup protection strategy, when the computer is started, executing the startup protection strategy that the mainboard gives a warning and self-locks to refuse startup according to the detected detection result that whether the mainboard chip is taken down or not in the computer off state, when the detection result that the mainboard chip is taken down in the computer off state is detected, and executing the startup protection strategy that the computer is started normally when the detection result that the mainboard chip is not taken down in the computer off state is detected.
According to still another aspect of the present invention, there is provided a computer apparatus comprising: at least one processor; and a memory communicatively coupled to the at least one processor; wherein the memory stores instructions executable by the at least one processor to enable the at least one processor to perform the computer motherboard chip security management method as described in any of the above.
According to still another aspect of the present invention, there is provided a computer-readable storage medium storing a computer program which, when executed by a processor, implements the computer motherboard chip security management method as set forth in any one of the above.
The scheme can be configured to supply power for the complementary metal oxide semiconductor in the computer off state and supply power for the main board chip at the same time, record the current computer system real-time clock of the main board chip running programs in two preset adjacent time periods supplied by the power supply to obtain a first real-time clock and a second real-time clock in the computer off state, and detect whether the main board chip is taken down in the computer off state or not in a mode of marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock, so that whether the main board chip is taken down in the computer off state or not can be detected.
Further, in the above scheme, the power supply for supplying power to the complementary metal oxide semiconductor in the computer state can be configured to supply power to the complementary metal oxide semiconductor and the main board chip simultaneously by connecting the power supply for supplying power to the complementary metal oxide semiconductor in the computer state in parallel to the complementary metal oxide semiconductor and the main board chip, so that the complementary metal oxide semiconductor and the main board chip can be simultaneously supplied with power in the computer state.
Furthermore, according to the above scheme, whether the time interval between the first real-time clock and the second real-time clock exceeds the preset time or not can be checked to obtain a time check result, and whether the motherboard chip is taken down or not in the computer off state is detected by marking the nonvolatile random access memory variable or not according to the time check result.
Further, according to the scheme, the computer starting-up protection strategy can be set, when the computer is started up, according to the detected detection result that whether the main board chip is taken down or not in the computer closing state is detected, the starting-up protection strategy associated with the detection result is executed, and the method has the advantages that the possibility that the computer is illegally started up to steal data can be reduced, and the data security of the computer is improved.
Further, according to the scheme, a computer startup protection strategy can be set, when the computer is started, according to the detected detection result that whether the main board chip is taken down or not in the computer on-state is detected, when the detection result that the main board chip is taken down in the computer on-state is detected, the startup protection strategy that the main board gives warning and self-locks to reject startup is executed, and when the detection result that the main board chip is not taken down in the computer on-state is detected, the startup protection strategy that the computer is normally started is executed, so that the possibility that the computer is stolen by illegal startup can be reduced, and the data security of the computer is improved.
Drawings
In order to more clearly illustrate the embodiments of the invention or the technical solutions in the prior art, the drawings that are required in the embodiments or the description of the prior art will be briefly described, it being obvious that the drawings in the following description are only some embodiments of the invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a flow chart of a method for managing security of a computer motherboard according to an embodiment of the present invention;
FIG. 2 is a flowchart of another embodiment of a method for managing security of a computer motherboard chip according to the present invention;
FIG. 3 is a schematic diagram illustrating an embodiment of a security management device for a motherboard of a computer according to the present invention;
FIG. 4 is a schematic diagram of another embodiment of a security management device for a motherboard of a computer according to the present invention;
FIG. 5 is a schematic diagram of an embodiment of a computer device of the present invention.
Description of the embodiments
The invention is described in further detail below with reference to the drawings and examples. It is specifically noted that the following examples are only for illustrating the present invention, but do not limit the scope of the present invention. Likewise, the following examples are only some, but not all, of the examples of the present invention, and all other examples, which a person of ordinary skill in the art would obtain without making any inventive effort, are within the scope of the present invention.
The invention provides a computer motherboard chip safety management method which can detect whether a motherboard chip is taken down or not in a computer off state.
Referring to fig. 1, fig. 1 is a flowchart illustrating a method for managing chip security of a computer motherboard according to an embodiment of the invention. It should be noted that, if there are substantially the same results, the method of the present invention is not limited to the flow sequence shown in fig. 1. As shown in fig. 1, the method comprises the steps of:
s101: a power supply for supplying power to the CMOS (Complementary Metal Oxide Semiconductor ) in the computer off state is configured to simultaneously supply power to the motherboard chip.
Wherein, this configuration is the power supply of complementary metal oxide semiconductor power supply under the computer state and is the mainboard chip power supply simultaneously, can include:
the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a mode of connecting the power supply for supplying power to the complementary metal oxide semiconductor in the computer state with the complementary metal oxide semiconductor and the main board chip in parallel, so that the complementary metal oxide semiconductor and the main board chip can be simultaneously supplied with power in the computer state.
In this embodiment, the power supply for supplying power to the cmos in the computer off state enables the cmos to store the setting parameters of the motherboard chip and update the Real-time clock (RTC), and the cmos may have other functions as required in the computer off state, which is not limited in the present invention.
S102: and in a computer off state, recording the current computer system real-time clock of a main board chip which is supplied by the power supply and runs the program in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock.
In this embodiment, in the computer off state, the current computer system real-time clock of the running program of the main board chip supplied by the power supply in the preset time period may be recorded by running the program of the main board chip in the preset time period to read the current computer system real-time clock of the complementary metal oxide semiconductor, or the current computer system real-time clock of the running program of the main board chip supplied by the power supply in the preset time period may be recorded by other methods, which is not limited in the present invention.
S103: based on the first real-time clock and the second real-time clock, whether the main board chip has been removed in the computer off state is detected by marking an NVRAM (Non-Volatile Random Access Memory, nonvolatile random access memory) variable or not.
The method for detecting whether the motherboard chip has been removed in the computer off state according to the first real-time clock and the second real-time clock by marking the nonvolatile random access memory variable or not may include:
according to the first real-time clock and the second real-time clock, whether the time interval of the first real-time clock and the second real-time clock exceeds the preset time is checked to obtain a time check result, and whether the motherboard chip is taken down or not in a computer off state is detected by marking a nonvolatile random access memory variable or not according to the time check result.
In this embodiment, a time check result may be obtained by checking whether the time intervals of the first real time clock and the second real time clock exceed a preset time according to the first real time clock and the second real time clock, when the time check result is that the time intervals of the first real time clock and the second real time clock exceed the preset time, by marking a nonvolatile random access memory variable, it is detected that the motherboard chip has been removed in a computer off state, and when the time check result is that the time intervals of the first real time clock and the second real time clock do not exceed the preset time, it is detected that the motherboard chip has not been removed in the computer off state, by not marking the nonvolatile random access memory variable, or the like.
After the detecting whether the motherboard chip has been removed in the computer off state by marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock, the method may further include:
setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detected detection result that whether the main board chip is taken down or not in the computer startup state when the computer is started.
It can be found that, in this embodiment, a power supply for supplying power to the complementary metal oxide semiconductor device in the computer off state may be configured to supply power to the motherboard chip at the same time, and the current computer system real-time clock of the motherboard chip running the program in two preset adjacent time periods supplied with power by the power supply may be recorded to obtain the first real-time clock and the second real-time clock in the computer off state, and whether the motherboard chip has been removed in the computer off state may be detected by marking the variable of the nonvolatile random access memory according to the first real-time clock and the second real-time clock, so that whether the motherboard chip has been removed in the computer off state may be detected.
Further, in this embodiment, the power supply for supplying power to the complementary metal oxide semiconductor in the computer state can be configured to supply power to the complementary metal oxide semiconductor and the main board chip simultaneously by connecting the power supply for supplying power to the complementary metal oxide semiconductor in the computer state in parallel to the complementary metal oxide semiconductor and the main board chip, which has the advantage that the complementary metal oxide semiconductor and the main board chip can be supplied with power simultaneously in the computer state.
Further, in this embodiment, whether the motherboard chip has been removed in the computer off state can be detected by checking whether the time interval between the first real-time clock and the second real-time clock exceeds the preset time according to the first real-time clock and the second real-time clock, and by marking the nonvolatile random access memory variable according to the time check result, the advantage of detecting whether the motherboard chip has been removed in the computer off state can be realized.
Referring to fig. 2, fig. 2 is a flow chart of another embodiment of a method and an apparatus for managing chip security of a computer motherboard according to the present invention. In this embodiment, the method includes the steps of:
s201: the power supply for supplying power to the complementary metal oxide semiconductor is configured in the state of the computer and simultaneously supplies power to the main board chip.
As described in S101, a detailed description is omitted here.
S202: and in a computer off state, recording the current computer system real-time clock of a main board chip which is supplied by the power supply and runs the program in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock.
As described in S102, the description is omitted here.
S203: according to the first real-time clock and the second real-time clock, whether the main board chip is taken off or not in the computer off state is detected by marking the nonvolatile random access memory variable or not.
As described in S103, a detailed description is omitted here.
S204: setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer shutdown state is detected when the computer is started.
When the computer is started, the setting of the computer start-up protection policy, according to the detected detection result that whether the motherboard chip is taken down or not in the computer off state, executes the start-up protection policy associated with the detection result, may include:
setting a computer startup protection strategy, when the computer is started, according to the detected detection result that whether the main board chip is removed or not in the computer state, executing the startup protection strategy that the main board gives warning and self-locks to reject the startup when the detection result that the main board chip is removed in the computer state is detected, and executing the startup protection strategy that the computer is normally started when the detection result that the main board chip is not removed in the computer state is detected.
It can be found that, in this embodiment, a computer power-on protection policy may be set, and when the computer is powered on, according to the detected detection result that whether the motherboard chip has been removed in the computer power-on state, the power-on protection policy associated with the detection result is executed.
Further, in this embodiment, a computer boot protection policy may be set, when the computer is booted, according to the detected detection result that whether the motherboard chip has been removed in the computer off state is detected, when the detection result that the motherboard chip has been removed in the computer off state is detected, the boot protection policy that the motherboard gives a warning and self-locks to reject the boot is executed, and when the detection result that the motherboard chip has not been removed in the computer off state is detected, the boot protection policy that the computer is normally booted is executed, so that the possibility that the computer is stolen by illegal boot can be reduced, and the security of computer data is improved.
The invention also provides a computer motherboard chip safety management device which can detect whether the motherboard chip is taken down or not in the state of a computer.
Referring to fig. 3, fig. 3 is a schematic structural diagram of a computer motherboard chip security management device according to an embodiment of the invention. In this embodiment, the computer motherboard chip security management apparatus 30 includes a configuration module 31, a recording module 32, and a detection module 33.
The configuration module 31 is configured to configure a power supply for supplying power to the complementary metal oxide semiconductor in a computer off state and simultaneously supply power to the motherboard chip.
The recording module 32 is configured to record, in a computer off state, a first real-time clock and a second real-time clock obtained by running a current computer system real-time clock of a program on a motherboard chip powered by the power supply in two preset adjacent time periods.
The detecting module 33 is configured to detect whether the motherboard chip has been removed in the computer off state by marking the variable of the nonvolatile random access memory according to the first real time clock and the second real time clock.
Alternatively, the configuration module 31 may be specifically configured to:
the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a manner that the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is connected in parallel to the complementary metal oxide semiconductor and the main board chip.
Alternatively, the detection module 33 may be specifically configured to:
and according to the time check result, detecting whether the mainboard chip is taken down in a computer off state by marking a nonvolatile random access memory variable or not.
Referring to fig. 4, fig. 4 is a schematic structural diagram of another embodiment of a computer motherboard chip security management apparatus according to the present invention. Unlike the previous embodiment, the computer motherboard chip security management apparatus 40 of the present embodiment further includes an execution module 41.
The execution module 41 is configured to set a computer power-on protection policy, and execute the power-on protection policy associated with the detection result according to whether the detected detection result is taken off from the motherboard chip in the computer power-on state when the computer is powered on.
Alternatively, the execution module 41 may be specifically configured to:
setting a computer startup protection strategy, when the computer is started, executing the startup protection strategy that the mainboard gives a warning and self-locks refuses to start up according to the detected detection result that whether the mainboard chip is taken down or not in the computer state, when the detection result that the mainboard chip is taken down in the computer state is detected, and executing the startup protection strategy that the computer is normally started up when the detection result that the mainboard chip is not taken down in the computer state is detected.
The respective unit modules of the computer motherboard chip security management device 30/40 can execute the corresponding steps in the above method embodiments, so that the detailed description of the respective unit modules is omitted herein.
The present invention further provides a computer apparatus, as shown in fig. 5, comprising: at least one processor 51; and a memory 52 communicatively coupled to the at least one processor 51; the memory 52 stores instructions executable by the at least one processor 51, and the instructions are executed by the at least one processor 51, so that the at least one processor 51 can execute the above-mentioned computer motherboard chip security management method.
Where the memory 52 and the processor 51 are connected by a bus, the bus may comprise any number of interconnected buses and bridges, the buses connecting the various circuits of the one or more processors 51 and the memory 52 together. The bus may also connect various other circuits such as peripherals, voltage regulators, and power management circuits, which are well known in the art, and therefore, will not be described any further herein. The bus interface provides an interface between the bus and the transceiver. The transceiver may be one element or may be a plurality of elements, such as a plurality of receivers and transmitters, providing a means for communicating with various other apparatus over a transmission medium. The data processed by the processor 51 is transmitted over a wireless medium via an antenna, which further receives the data and transmits the data to the processor 51.
The processor 51 is responsible for managing the bus and general processing and may also provide various functions including timing, peripheral interfaces, voltage regulation, power management, and other control functions. And the memory 52 may be used to store data used by the processor 51 in performing operations.
The present invention further provides a computer-readable storage medium storing a computer program. The computer program implements the above-described method embodiments when executed by a processor.
The scheme can be configured to supply power for the complementary metal oxide semiconductor in the computer off state and supply power for the main board chip at the same time, record the current computer system real-time clock of the main board chip running programs in two preset adjacent time periods supplied by the power supply to obtain a first real-time clock and a second real-time clock in the computer off state, and detect whether the main board chip is taken down in the computer off state or not in a mode of marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock, so that whether the main board chip is taken down in the computer off state or not can be detected.
Further, in the above scheme, the power supply for supplying power to the complementary metal oxide semiconductor in the computer state can be configured to supply power to the complementary metal oxide semiconductor and the main board chip simultaneously by connecting the power supply for supplying power to the complementary metal oxide semiconductor in the computer state in parallel to the complementary metal oxide semiconductor and the main board chip, so that the complementary metal oxide semiconductor and the main board chip can be simultaneously supplied with power in the computer state.
Furthermore, according to the above scheme, whether the time interval between the first real-time clock and the second real-time clock exceeds the preset time or not can be checked to obtain a time check result, and whether the motherboard chip is taken down or not in the computer off state is detected by marking the nonvolatile random access memory variable or not according to the time check result.
Further, according to the scheme, the computer starting-up protection strategy can be set, when the computer is started up, according to the detected detection result that whether the main board chip is taken down or not in the computer closing state is detected, the starting-up protection strategy associated with the detection result is executed, and the method has the advantages that the possibility that the computer is illegally started up to steal data can be reduced, and the data security of the computer is improved.
Further, according to the scheme, a computer startup protection strategy can be set, when the computer is started, according to the detected detection result that whether the main board chip is taken down or not in the computer on-state is detected, when the detection result that the main board chip is taken down in the computer on-state is detected, the startup protection strategy that the main board gives warning and self-locks to reject startup is executed, and when the detection result that the main board chip is not taken down in the computer on-state is detected, the startup protection strategy that the computer is normally started is executed, so that the possibility that the computer is stolen by illegal startup can be reduced, and the data security of the computer is improved.
In the several embodiments provided in the present invention, it should be understood that the disclosed systems, devices, and methods may be implemented in other manners. For example, the apparatus embodiments described above are merely illustrative, e.g., the division of modules or units is merely a logical functional division, and there may be additional divisions when actually implemented, e.g., multiple units or components may be combined or integrated into another system, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed over a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the embodiment.
In addition, each functional unit in each embodiment of the present invention may be integrated in one processing unit, each unit may exist alone physically, or two or more units may be integrated in one unit. The integrated units may be implemented in hardware or in software functional units.
The integrated units, if implemented in the form of software functional units and sold or used as stand-alone products, may be stored in a computer readable storage medium. Based on such understanding, the technical solution of the present invention may be embodied in essence or a part contributing to the prior art or all or part of the technical solution in the form of a software product stored in a storage medium, including several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) or a processor (processor) to execute all or part of the steps of the methods of the embodiments of the present invention. And the aforementioned storage medium includes: a U-disk, a removable hard disk, a Read-Only Memory (ROM), a random access Memory (RAM, random Access Memory), a magnetic disk, or an optical disk, or other various media capable of storing program codes.
The foregoing description is only a partial embodiment of the present invention, and is not intended to limit the scope of the present invention, and all equivalent devices or equivalent processes using the descriptions and the drawings of the present invention or directly or indirectly applied to other related technical fields are included in the scope of the present invention.
Claims (8)
1. A computer motherboard chip security management method, comprising:
the power supply is configured to supply power to the complementary metal oxide semiconductor under the state of the computer and simultaneously supply power to the main board chip;
in a computer off state, recording the current computer system real-time clock of a main board chip powered by the power supply and running a program in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock;
detecting whether the mainboard chip is taken down or not in a computer off state by marking a nonvolatile random access memory variable according to the first real-time clock and the second real-time clock;
according to the first real-time clock and the second real-time clock, whether the motherboard chip is taken down or not in the computer off state is detected by marking the nonvolatile random access memory variable or not, which comprises the following steps:
and according to the time check result, whether the mainboard chip is taken down or not in the computer off state is detected by marking a nonvolatile random access memory variable or not.
2. The computer motherboard chip security management method as recited in claim 1 wherein said configuring a power supply for supplying power to complementary metal oxide semiconductors while powering the motherboard chip in a computer off state comprises:
the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a manner that the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is connected in parallel to the complementary metal oxide semiconductor and the main board chip.
3. The computer motherboard chip security management method as recited in claim 1 wherein after said detecting whether said motherboard chip has been removed in a computer off state by marking a non-volatile random access memory variable based on said first real time clock and said second real time clock, further comprises:
setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer shutdown state is detected when the computer is started.
4. The computer motherboard chip security management method as recited in claim 3 wherein said setting a computer boot protection policy, upon said computer boot, based on said detected detection result of whether said motherboard chip was removed in a computer off state, executing a boot protection policy associated with said detection result, comprises:
setting a computer startup protection strategy, when the computer is started, executing the startup protection strategy that the mainboard gives a warning and self-locks to refuse startup according to the detected detection result that whether the mainboard chip is taken down or not in the computer off state, when the detection result that the mainboard chip is taken down in the computer off state is detected, and executing the startup protection strategy that the computer is started normally when the detection result that the mainboard chip is not taken down in the computer off state is detected.
5. A computer motherboard chip security management apparatus, comprising:
the device comprises a configuration module, a recording module and a detection module;
the configuration module is used for configuring a power supply for supplying power to the complementary metal oxide semiconductor under the state of a computer and simultaneously supplying power to the main board chip;
the recording module is used for recording the current computer system real-time clock of the running program of the main board chip supplied by the power supply in two preset adjacent time periods to obtain a first real-time clock and a second real-time clock under the state of the computer;
the detection module is used for detecting whether the mainboard chip is taken down or not in a computer off state in a mode of marking the nonvolatile random access memory variable according to the first real-time clock and the second real-time clock;
the detection module is specifically configured to:
and according to the time check result, whether the mainboard chip is taken down or not in the computer off state is detected by marking a nonvolatile random access memory variable or not.
6. The computer motherboard chip security management apparatus as recited in claim 5 wherein said configuration module is specifically configured to:
the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is configured to supply power to the main board chip at the same time in a manner that the power supply for supplying power to the complementary metal oxide semiconductor in the computer state is connected in parallel to the complementary metal oxide semiconductor and the main board chip.
7. The computer motherboard chip security management apparatus of claim 5 wherein said computer motherboard chip security management apparatus further comprises:
an execution module;
the execution module is used for setting a computer startup protection strategy, and executing the startup protection strategy associated with the detection result according to the detection result that whether the main board chip is taken down or not in the computer shutdown state is detected when the computer is started.
8. The computer motherboard chip security management apparatus as recited in claim 7 wherein said execution module is specifically configured to:
setting a computer startup protection strategy, when the computer is started, executing the startup protection strategy that the mainboard gives a warning and self-locks to refuse startup according to the detected detection result that whether the mainboard chip is taken down or not in the computer off state, when the detection result that the mainboard chip is taken down in the computer off state is detected, and executing the startup protection strategy that the computer is started normally when the detection result that the mainboard chip is not taken down in the computer off state is detected.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2021107011149 | 2021-06-22 | ||
| CN202110701114.9A CN113420301A (en) | 2021-06-22 | 2021-06-22 | Computer mainboard chip security management method and device and computer equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113742737A CN113742737A (en) | 2021-12-03 |
| CN113742737B true CN113742737B (en) | 2023-08-22 |
Family
ID=77716370
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110701114.9A Withdrawn CN113420301A (en) | 2021-06-22 | 2021-06-22 | Computer mainboard chip security management method and device and computer equipment |
| CN202111133891.4A Active CN113742737B (en) | 2021-06-22 | 2021-09-26 | Computer main board chip safety management method and device and computer equipment |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110701114.9A Withdrawn CN113420301A (en) | 2021-06-22 | 2021-06-22 | Computer mainboard chip security management method and device and computer equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (2) | CN113420301A (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5423045A (en) * | 1992-04-15 | 1995-06-06 | International Business Machines Corporation | System for distributed power management in portable computers |
| CN1707464A (en) * | 2005-03-17 | 2005-12-14 | 联想(北京)有限公司 | Embedded safety ship of real-time clock and method for correcting real-time clock thereof |
| CN101131662A (en) * | 2006-08-23 | 2008-02-27 | 联想(北京)有限公司 | Computer automatic tour inspection system and method thereof |
| CN201589993U (en) * | 2009-12-08 | 2010-09-22 | 上海研祥智能科技有限公司 | Real-time clock system and mainboard and computer using same |
| CN203689508U (en) * | 2013-12-20 | 2014-07-02 | 联想(北京)有限公司 | Mainboard and computer |
| CN104503857A (en) * | 2014-12-30 | 2015-04-08 | 宁波江东波莫纳电子科技有限公司 | Computer startup management control system |
| CN110047537A (en) * | 2019-04-09 | 2019-07-23 | 无锡科技职业学院 | A kind of semiconductor storage and computer system |
| CN110413041A (en) * | 2019-07-29 | 2019-11-05 | 珠海格力电器股份有限公司 | A kind of chip clock circuit and its control method |
| CN112948312A (en) * | 2021-04-19 | 2021-06-11 | 深圳市航顺芯片技术研发有限公司 | Chip control method and device, intelligent terminal and computer readable storage medium |
-
2021
- 2021-06-22 CN CN202110701114.9A patent/CN113420301A/en not_active Withdrawn
- 2021-09-26 CN CN202111133891.4A patent/CN113742737B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5423045A (en) * | 1992-04-15 | 1995-06-06 | International Business Machines Corporation | System for distributed power management in portable computers |
| CN1707464A (en) * | 2005-03-17 | 2005-12-14 | 联想(北京)有限公司 | Embedded safety ship of real-time clock and method for correcting real-time clock thereof |
| CN101131662A (en) * | 2006-08-23 | 2008-02-27 | 联想(北京)有限公司 | Computer automatic tour inspection system and method thereof |
| CN201589993U (en) * | 2009-12-08 | 2010-09-22 | 上海研祥智能科技有限公司 | Real-time clock system and mainboard and computer using same |
| CN203689508U (en) * | 2013-12-20 | 2014-07-02 | 联想(北京)有限公司 | Mainboard and computer |
| CN104503857A (en) * | 2014-12-30 | 2015-04-08 | 宁波江东波莫纳电子科技有限公司 | Computer startup management control system |
| CN110047537A (en) * | 2019-04-09 | 2019-07-23 | 无锡科技职业学院 | A kind of semiconductor storage and computer system |
| CN110413041A (en) * | 2019-07-29 | 2019-11-05 | 珠海格力电器股份有限公司 | A kind of chip clock circuit and its control method |
| CN112948312A (en) * | 2021-04-19 | 2021-06-11 | 深圳市航顺芯片技术研发有限公司 | Chip control method and device, intelligent terminal and computer readable storage medium |
Non-Patent Citations (1)
| Title |
|---|
| 王庆东 等 ; .主板的大脑BIOS专题.电脑自做.2004,(02),第43-59页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113742737A (en) | 2021-12-03 |
| CN113420301A (en) | 2021-09-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US11520894B2 (en) | Verifying controller code | |
| EP2989579B1 (en) | Redundant system boot code in a secondary non-volatile memory | |
| CN103207975B (en) | The method of protection password and computing machine | |
| CN1323354C (en) | Detecting modifications made to code placed in memory by the POST BIOS | |
| US9734339B2 (en) | Retrieving system boot code from a non-volatile memory | |
| US7984285B2 (en) | Information handling system port security | |
| US7929706B2 (en) | Encryption key restoring method, information processing apparatus, and encryption key restoring program | |
| CN107665308B (en) | TPCM system for building and maintaining trusted operating environment and corresponding method | |
| CN105807848B (en) | Touch industrial personal computer | |
| CN102955921A (en) | Electronic device and safe starting method | |
| CN110472421B (en) | Mainboard and firmware safety detection method and terminal equipment | |
| US8909952B2 (en) | Power supply apparatus of computer system and method for controlling power sequence thereof | |
| TWI750442B (en) | Firmware security guarding method and electronic system using the same | |
| US8621195B2 (en) | Disabling communication ports | |
| US20090132798A1 (en) | Electronic device and method for resuming from suspend-to-memory state thereof | |
| US8892860B2 (en) | Clearing secure system resources in a computing device | |
| CN110096882B (en) | Safety measurement method in equipment operation process | |
| CN110083491A (en) | A kind of BIOS initialization method, apparatus, equipment and storage medium | |
| CN113608930A (en) | System chip and electronic device | |
| US9218512B2 (en) | Portable computer and operating method thereof | |
| CN113742737B (en) | Computer main board chip safety management method and device and computer equipment | |
| CN106484438B (en) | Computer startup method and system | |
| CN110781517A (en) | Method for realizing data interaction by BIOS and BMC communication | |
| US20040210751A1 (en) | Method for booting computer system with basic input-output system memory and structure thereof | |
| CN109117196B (en) | Dual-BIOS starting and BIOS version comparison processing system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |