CN113726159B - Buck converter and electronic device - Google Patents

Buck converter and electronic device Download PDF

Info

Publication number
CN113726159B
CN113726159B CN202110996099.5A CN202110996099A CN113726159B CN 113726159 B CN113726159 B CN 113726159B CN 202110996099 A CN202110996099 A CN 202110996099A CN 113726159 B CN113726159 B CN 113726159B
Authority
CN
China
Prior art keywords
voltage
current
circuit
switch
coupled
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110996099.5A
Other languages
Chinese (zh)
Other versions
CN113726159A (en
Inventor
王强
王侠
刘富梅
张树春
李润德
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xinzhou Technology Beijing Co ltd
Original Assignee
Xinzhou Technology Beijing Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xinzhou Technology Beijing Co ltd filed Critical Xinzhou Technology Beijing Co ltd
Priority to CN202110996099.5A priority Critical patent/CN113726159B/en
Publication of CN113726159A publication Critical patent/CN113726159A/en
Application granted granted Critical
Publication of CN113726159B publication Critical patent/CN113726159B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
    • H02M3/158—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators including plural semiconductor devices as final control devices for a single load
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H02M1/088—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters for the simultaneous control of series or parallel connected semiconductor devices
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/14—Arrangements for reducing ripples from dc input or output
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The present disclosure provides a buck converter and an electronic apparatus. The buck converter includes: a step-down circuit including a first switch and a second switch connected in series between an input voltage and a first reference voltage, and configured to step down the input voltage to an output voltage by alternately turning on the first switch and the second switch; a current detector coupled to the voltage-reducing circuit and configured to detect a current flowing through the voltage-reducing circuit and generate a current detection signal indicative of the current; and a control circuit coupled to the current detector and the voltage-dropping circuit and configured to control the first switch and the second switch based on the current detection signal; and reducing a number of times the first switch is turned on before the buck converter enters a pulse-skip mode in response to a change in the output voltage, wherein during the pulse-skip mode the first switch remains off. By reducing the number of times the first switch is turned on before the buck converter enters the pulse skipping mode, ripple of the output voltage can be effectively reduced.

Description

Buck converter and electronic device
Technical Field
The present disclosure relates to electronic circuits, and more particularly, to buck converters.
Background
Buck converters are widely used in various electronic devices. These electronic devices as loads have increasingly high requirements for the stability of the operating voltage, and therefore ripple control of the output voltage of the buck converter is particularly important. The buck converter converts an input voltage of the power supply into an output voltage suitable for the load to work so that the load works normally.
Buck converters generally achieve the purpose of stabilizing the output voltage of the power converter by means of a negative feedback control loop. When the current through the load is small, i.e., light, the buck converter operates in Discontinuous Conduction Mode (DCM) to achieve the purpose of stabilizing the output voltage. For example, the buck converter may employ a Pulse Frequency Modulation (PFM) mode or a pulse skip cycle modulation (PSM) mode. In a buck converter employing PSM mode, the buck converter may enter a pulse skipping mode in response to a control signal to stabilize the output voltage by skipping one or more switching operations. Compared with PFM, PSM has faster response speed and higher conversion efficiency. However, since the compensation network of the system loop may cause a phase delay, the buck converter may have an additional switching operation before switching to the pulse skipping mode, resulting in a large ripple of the output voltage, which is undesirable for the electronic device.
Disclosure of Invention
In order to reduce ripple of an output voltage of a buck converter, the present disclosure provides a buck converter.
In one aspect of the present disclosure, a buck converter is provided. The buck converter includes a buck circuit, a current detector, and a control circuit. The step-down circuit includes a first switch and a second switch connected in series between an input voltage and a first reference voltage, and is configured to step down the input voltage to an output voltage by alternately turning on the first switch and the second switch. The current detector is coupled to the voltage-reducing circuit and configured to detect a current flowing through the voltage-reducing circuit and generate a current detection signal representative of the current. A control circuit is coupled to the current detector and the buck circuit, the control circuit configured to reduce a number of times the first switch is turned on before the buck converter enters a pulse-skipping mode in response to a change in the output voltage, wherein the first switch (Q1) remains off during the pulse-skipping mode.
In a second aspect of the present disclosure, an electronic device is provided. The electronic device comprises a power supply device and a buck converter according to the first aspect, the buck converter being powered by the power supply device.
This summary is provided to introduce a selection of concepts in a simplified form that are further described below in the detailed description. This summary is not intended to identify key features or essential features of the claimed subject matter, nor is it intended to be used to limit the scope of the claimed subject matter.
Drawings
The above and other objects, structures and features of the present disclosure will become more apparent from the following detailed description when read in conjunction with the accompanying drawings. Several embodiments of the present disclosure are illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which:
FIG. 1 shows a schematic waveform timing diagram of a conventional buck converter;
FIG. 2 illustrates an environmental schematic in which a buck converter may be implemented in accordance with an embodiment of the present disclosure;
FIG. 3 shows a schematic block diagram of a buck converter according to one embodiment of the present disclosure;
FIG. 4 shows a schematic circuit diagram of a voltage step-down circuit and a current detector according to one embodiment of the present disclosure;
fig. 5 shows a schematic circuit diagram of a control circuit according to a first embodiment of the present disclosure;
FIG. 6 shows a schematic circuit diagram of a regulated current generating circuit and an oscillator circuit according to a first embodiment of the present disclosure;
fig. 7 shows a schematic circuit diagram of a control circuit according to a second embodiment of the present disclosure;
fig. 8 shows a schematic circuit diagram of a control circuit according to a third embodiment of the present disclosure;
fig. 9 shows a schematic circuit diagram of an oscillator circuit according to a third embodiment of the present disclosure; and
fig. 10 shows a schematic waveform timing diagram of a buck converter according to an embodiment of the present disclosure.
Detailed Description
Embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While certain embodiments of the present disclosure are shown in the drawings, it is to be understood that the present disclosure may be embodied in various forms and should not be construed as limited to the embodiments set forth herein, but rather are provided for a more thorough and complete understanding of the present disclosure. It should be understood that the drawings and embodiments of the disclosure are for illustration purposes only and are not intended to limit the scope of the disclosure. It may be evident in some or all instances that any of the embodiments described below may be practiced without the specific design details described below. In other instances, well-known structures and devices are shown in block diagram form in order to facilitate describing one or more embodiments.
In the description of the embodiments of the present disclosure, the words "comprise" and variations such as "comprises" and "comprising" should be understood to be open-ended, i.e., "including but not limited to. The expression "based on" should be understood as "based at least in part on". The expression "one embodiment" or "the embodiment" should be understood as "at least one embodiment". The expressions "first", "second" etc. may refer to different or the same objects. Other explicit and implicit definitions are also possible below.
As described above, the ripple of the output voltage of the buck converter is related to the switching operation of the buck converter. The conventional buck converter may have an extra switching operation before switching to the pulse skipping mode, which may result in a large ripple of the output voltage, which is not favorable for the normal operation of the load. For example, fig. 1 shows a schematic waveform timing diagram of a conventional buck converter. In a conventional buck converter, the clock signal CLK inside the control system has a fixed frequency. There may be one or more additional switching operations 110 of the switch for controlling the buck conversion before the buck converter enters the pulse skipping mode, which will result in the output voltage V OUT Unstable, deviated from the predetermined output voltage V REF0 . For example, may result in an output voltage V OUT A ripple 120 is generated.
In an embodiment of the present disclosure, an improved buck converter is provided that is capable of adjusting the frequency of a clock signal based on a signal that varies with changes in the output voltage. By reducing the frequency of the clock signal in response to an increase in the output voltage, embodiments of the present disclosure can reduce the number of additional switching operations of the buck converter before entering the pulse skipping mode, thereby reducing the ripple of the output voltage for the load to operate properly.
Fig. 2 shows an environmental schematic of the buck converter 10 according to one embodiment of the present disclosure. The electronic device 1 includes a power supply device 2 and a buck converter 10. In one embodiment, the buck converter 10 may be configured to provide an operating voltage to a load 6, such as a smart meter. The buck converter 10 may be powered by the power supply 2. The supply device 2 may be, for example, a transformer connected to the mains and outputting a substantially constant direct supply voltage V IN . Supply voltage V IN Is stepped down to a dc output voltage V via a buck converter 10 OUT . When the switch 4 is turned on, the voltage V is output OUT Is supplied to the load 6. In some cases, the load 6 may have a high requirement for stability of the operating voltage. For example, as shown in fig. 1 above, it is desirable to reduce ripple. Therefore, it is desirable for the buck converter 10 to provide a stable output voltage V OUT 。
Fig. 3 shows a schematic block diagram of the buck converter 10 according to an embodiment. The buck converter 10 includes a buck circuit 12, a current detector 14, a control circuit 16, and a reference voltage generation circuit 18.
In one embodiment, the voltage reduction circuit 12 is configured to reduce the input voltage V from the power supply 2 IN Down to an output voltage V supplied to a load 6 OUT . The current detector 14 is coupled to the voltage-reducing circuit 12, and is configured to detect a current flowing through the voltage-reducing circuit 12 and generate a current detection signal, such as a sampling voltage V, representing the current S . It can be understood that the sampling voltage V S May be proportional to the current flowing through the voltage step-down circuit 12 and may reach the peak of the sampled voltage when the current reaches the peak current. Although the voltage V is sampled here S The current sensing is shown in form, but this is merely illustrative and not limiting on the scope of the disclosure. Proportional current may also be used, for example, by proportionally sampling a portion of the current flowing through the buck circuit 12 for detection.
The control circuit 16 is coupled to the current detector 14 and the voltage reduction circuit 12, and is configured to be based on the sampled voltage V S And an output voltage V OUT Proportional feedback voltage V FB To control the step-down of the step-down circuit 12. Reference voltage generation circuit 18 is coupled to control circuit 16 and is configured to provide a reference voltage required by control circuit 16.
Fig. 4 shows a schematic circuit diagram of the voltage step-down circuit 12 and the current detector 14 according to one embodiment of the present disclosure. In the embodiment of fig. 4, the voltage-reducing circuit 12 includes a first switch Q1, a second switch Q2, an inductor L, and a capacitor C1. In one embodiment, the first switch Q1 may be a field effect transistor. Alternatively, the first switch Q1 may be a bipolar transistor. In some embodiments, the first switch Q1 may further include a diode connected in parallel with a bipolar transistor or a field effect transistor. In one embodiment, the second switch Q2 may be a field effect transistor. Alternatively, the second switch Q2 may be a diode, a bipolar transistor, or a field effect transistor, or a switch formed by a combination of one or more of the above. An inductor L is coupled between an intermediate point between the first switch Q1 and the second switch Q2 and the output voltage V OUT In the meantime. The capacitor C1 is coupled at the output voltage V OUT And ground GND. The inductor L and the capacitor C1 constitute a filter circuit, and are connected to an output terminal of the voltage-reducing circuit 12 to supply an output voltage V to a load OUT . The first switch Q1 and the second switch Q2 respond to a control signal SW from the control circuit 16 within one period 1 And SW 2 And alternately turned on to achieve voltage reduction.
Specifically, when the first switch Q1 is turned on, the input voltage V IN Charging the inductor L and the capacitor C1 and supplying power to the load. During this time, the second switch Q2 is turned off, and the current flowing through the inductor L is equal to the current flowing through the first switch Q1, and gradually increases as time passes. The current detector 14 supplies a sampling voltage V proportional to the current to the control circuit 16 S . Control circuit 16 is based on sampled voltage V S And with the output voltage V OUT Proportional feedback voltage V FB While the first switch Q1 is turned off and the second switch Q2 is turned on. When the second switch Q2 is turned on, the inductor L and the capacitor C1 supply power to the load, and the current flowing through the inductor L gradually decreases.
Bentong (Bentong)Current I of overload LOAD At larger, i.e. heavy loads, the buck converter 10 operates in Continuous Conduction Mode (CCM). Specifically, the first switch Q1 has an on time D × T, D indicating a duty ratio, and T indicating a cycle time. In one switching cycle, the first switch Q1 and the second switch Q2 are in a complementary relationship in conduction logic, so that the second switch Q1 is on for (1-D) × T. In the case where the step-down operation reaches the steady state, when the first switch Q1 is turned on, the current through the inductor L increases linearly, and the voltage drop across the inductor L is V IN -V OUT (ii) a When the second switch Q2 is turned on, the current through the inductor L decreases linearly, and the voltage drop across the inductor L is V OUT . The inductor L is balanced in volt-seconds across it, in which case the input voltage V IN And an output voltage V OUT Has the following relationship:
(V IN -V OUT )*D＝V OUT *(1-D) (1)
where D represents the duty cycle of the first switch Q1.
Equation (1) can be rewritten as the following equation (2)
V OUT ＝D*V IN (2)
In the continuous conduction mode, the switching frequency of the switches Q1 and Q2 is determined by the frequency of the clock signal internal to the control system 16. The peak current of the current through the inductor L is IL PEAK The on-time D x T of the first switch Q1 and the peak current IL PEAK Is in direct proportion. With a fixed frequency of the clock signal, when the current I through the load is constant LOAD When reduced, the duty cycle D of the first switch Q1 is reduced, resulting in a peak current IL PEAK And decreases.
Since the peak current of the current through the inductor L is IL PEAK There is a minimum value, therefore when the current I through the load is LOAD When the peak current IL is reduced below a certain value PEAK Remains unchanged, resulting in an output voltage V OUT Deviates from the preset output voltage V REF0 . At this time, the buck converter 10 in PSM mode may enter pulse skipping mode. Specifically, the control circuit 16 may be based on the feedback voltage V FB And a reference voltage V REF1 Difference therebetweenTo determine whether it is necessary to skip several clock cycles (i.e., to keep both switches Q1 and Q2 off) to stabilize the output voltage V OUT . Specifically, during a first period of time, the first switch Q1 is on and the second switch Q2 is off for a duration D 1 * T, where T represents a cycle time; during a second period of time, the first switch Q1 is turned off and the second switch Q2 is turned on for a duration D 2 * T; during a third period, the buck converter 10 enters a pulse skipping mode, the first switch Q1 and the second switch Q2 are both off, the voltage drop across the inductor L is zero, the capacitor C1 supplies power to the load, and the pulse skipping mode has a duration of (1-D) 1 -D 2 )*T。
In a conventional buck converter, due to a certain signal response delay inside the control circuit, the buck converter may not be switched to the pulse skipping mode in time, so that additional first and second periods occur. In other words, there may be one or more additional switching operations, such as switching operation 110 in fig. 1, before the buck converter enters the pulse-skipping mode, which will result in the output voltage V OUT Is unstable. When the frequency of the clock signal inside the control system is high, the output voltage V OUT The ripple of (c) will be more pronounced.
By the embodiments of the present disclosure described below in conjunction with fig. 5-9, the output voltage V can be significantly reduced OUT The ripple of (3).
Fig. 5 shows a schematic circuit diagram of the control circuit 16 according to the first embodiment of the present disclosure. The control circuit 16 includes a mode control circuit 31 and a control signal generator 32, and is configured to respond to the output voltage V OUT To reduce the number of times the first switch Q1 is turned on before the buck converter 10 enters the pulse skipping mode. The mode control circuit 31 is coupled to the step-down circuit 12 and the current detector 14, and is configured to detect the output voltage V based on the current detection signal and the output voltage V OUT Generating a clock signal CLK and a pulse width modulation signal S PWM And a pulse skipping signal SKIP. In one embodiment, the mode control circuit 31 is further configured to respond to the output voltage V OUT Of the clock signal CLKThe frequency is changed. The control signal generator 32 is coupled to the voltage-reducing circuit 12 and the mode control circuit 31, and is configured to modulate the signal S based on the clock signal CLK and the pulse width modulation signal S PWM Generating a first control signal SW by a sum pulse skipping signal SKIP 1 And a second control signal SW 2 To control the on and off of the first switch Q1 and the second switch Q2, respectively. The first switch control signal SW1 is used for controlling the first switch Q1 to be turned on and off, and the second switch control signal SW2 is used for controlling the second switch Q2 to be turned on and off. The control signal generator 32 may be further configured to cause the buck converter 10 to enter the pulse-skipping mode in response to the pulse-skipping signal SKIP being high, thereby keeping the first switch Q1 off.
The mode control circuit 31 includes a compensation voltage generation circuit 36, an oscillator circuit 33, a Pulse Width Modulation (PWM) signal generator 37, a pulse skipping signal generator 35, and a regulation current generation circuit 34.
The compensation voltage generation circuit 36 is coupled to the step-down circuit 12, and is configured to generate the compensation voltage based on the output voltage V OUT Proportional feedback voltage V FB And a first reference voltage V REF1 The difference therebetween to generate a compensation voltage V COMP . The feedback voltage V may be obtained, for example, by a voltage divider network FB . In one example, the voltage divider network includes a voltage divider coupled at an output voltage V OUT And a first resistor R1 and a second resistor R2 between ground. Feedback voltage V FB For example the voltage drop across the second resistor R2. By setting the resistance values of the first resistor R1 and the second resistor R2, the feedback voltage V can be set FB And an output voltage V OUT To each other. A first reference voltage V REF1 And a predetermined output voltage V REF0 Proportional and may be generated by the reference voltage generation circuit 18.
In one embodiment, the compensation voltage generation circuit 36 may include an operational amplifier. When passing through the current I of the load LOAD At larger, the buck converter 10 operates in Continuous Conduction Mode (CCM) with an output voltage V OUT Is equal to the preset output voltage V REF0 The current through the load is I LOAD Feedback voltage V FB Is equal to the first reference voltage V REF1 At this time, the compensation voltage V COMP Remain unchanged. When passing through the current I of the load LOAD Lower, may result in an output voltage V OUT Deviates from the preset output voltage V REF0 . For example, when the output voltage V OUT Higher than a predetermined output voltage V REF0 Time, feedback voltage V FB Higher than the first reference voltage V REF1 The compensation voltage generation circuit 36 discharges the capacitor C2 to generate the compensation voltage V COMP And correspondingly decreases. When the output voltage V is OUT Lower than a predetermined output voltage V REF0 Time, feedback voltage V FB Lower than the first reference voltage V REF1 The compensation voltage generation circuit 36 discharges the capacitor C2 to generate the compensation voltage V COMP And correspondingly increases. Resistor R3 and capacitor C2 may improve the stability of the compensation loop and improve noise immunity.
The oscillator circuit 33 is configured to generate a clock signal CLK. In one embodiment, the control signal generator 32 may turn on the first switch Q1 and turn off the second switch Q2 in response to a rising edge of the clock signal CLK from the oscillator circuit 33. In one embodiment, oscillator circuit 33 may also generate a slope compensation signal V ramp . Slope compensation signal V ramp Is a triangular wave signal having the same frequency and phase as the clock signal CLK. Slope compensation signal V ramp May be added in whole or in part to the sampled voltage V S To avoid sub-harmonic oscillations at high duty cycles and to improve noise immunity.
The PWM signal generator 37 is coupled to the current detector 14, the compensation voltage generation circuit 36, and the control signal generator 32, and may be configured to detect a signal (e.g., the sampling voltage V) based on the current from the current detector 14 S ) And the compensation voltage V from the compensation voltage generating circuit 36 COMP Generating a pulse width modulated signal S PWM . In one embodiment, the PWM signal generator 37 may include a comparator. As shown in FIG. 5, the non-inverting input of the PWM signal generator 37 is the compensation voltage V COMP And the inverting input terminal is a sampling voltage V S And slope compensation signal V ramp And (4) the sum. In other embodiments, the non-inverting input of the PWM signal generator 37 may be the sampled voltage V S And slope compensation signal V ramp Sum, and the inverting input is a compensation voltage V COMP . On the rising edge of the clock signal CLK, the slope compensation signal V ramp Starts increasing with a certain slope and the first switch Q1 is turned on, so that the sampled voltage V S And gradually increases. For example, when sampling the voltage V S And slope compensation signal V ramp The sum reaches a compensation voltage V COMP Time, pulse width modulation signal S PWM Becomes low.
In one embodiment, the control signal generator 32 may be based on the pulse width modulation signal S from the PWM signal generator 37 PWM The first switch Q1 is turned off and the second switch Q2 is turned on. For example, when the non-inverting input terminal of the PWM signal generator 37 is the compensation voltage V COMP And the inverting input terminal thereof is a sampling voltage V S And slope compensation signal V ramp In sum, the control signal generator 32 is configured to respond to the pulse width modulation signal S PWM The falling edge of (2) turns off the first switch Q1 and turns on the second switch Q2.
The pulse-skipping-signal generator 35 is coupled to the compensation-voltage generating circuit 36 and the control-signal generator 32, and is configured to generate a compensation voltage V based on the compensation voltage COMP And a second reference voltage V REF2 Generates the pulse skipping signal SKIP. In one embodiment, the pulse skipping signal generator 35 may comprise a comparator having two input terminals receiving the compensation voltage V respectively COMP And a second reference voltage V REF2 And its output provides a pulse skipping signal SKIP. Second reference voltage V REF2 May be generated by the reference voltage generating circuit 18.
In one embodiment, the control signal generator 32 may cause the buck converter 10 to enter the pulse-skipping mode based on the pulse-skipping signal SKIP from the pulse-skipping signal generator 35. During the pulse skipping mode, the control signal generator 32 stops turning on the first switch Q1 based on the rising edge of the clock signal CLKThe operation of (2). In one embodiment, when the voltage V is compensated COMP Higher than the second reference voltage V REF2 The pulse skipping signal generator 35 generates a pulse skipping signal SKIP having a low level so that the control signal generator 32 generates a control signal based on the pulse width modulation signal S PWM And a clock signal CLK to control the turning on and off of the first and second switches Q1 and Q2. For example, as described above, the control signal generator 32 turns on the first switch Q1 and turns off the second switch Q2 in response to the rising edge of the clock signal CLK from the oscillator circuit 33; and is responsive to a pulse width modulated signal S PWM The falling edge of (2) turns off the first switch Q1 and turns on the second switch Q2. In one embodiment, when the compensation voltage V is applied COMP Lower than a second reference voltage V REF2 At this time, the pulse skipping signal generator 35 generates the pulse skipping signal SKIP having a high level, so that the buck converter 10 enters the pulse skipping mode. When the current through the inductor L decreases to zero, the second switch Q2 is turned off. Since the pulse skipping signal SKIP has a high level, the control of the switches by the clock signal CLK is blocked, and thus both the first switch Q1 and the second switch Q2 are kept off until the pulse skipping signal SKIP goes low.
The adjustment current generation circuit 34 is coupled to the oscillator circuit 33 and the compensation voltage generation circuit 36, and is configured to generate an adjustment current based on the compensation voltage V COMP Generating a first current I 1 . In one embodiment, oscillator circuit 33 is configured to be based on first current I 1 To adjust the clock signal CLK.
Fig. 6 shows a schematic circuit diagram of the adjustment current generation circuit 34 and the oscillator circuit 33 according to the first embodiment of the present disclosure. In one embodiment, the adjustment current generation circuit 34 includes a voltage-to-current conversion circuit 41, a first current source 42, and a first current mirror circuit 43.
The voltage-to-current conversion circuit 41 is configured to compensate the voltage V COMP Is converted into a second current I 2 . In one embodiment, the compensation voltage V COMP Can be adjusted to the second current I 2 The amount of the solvent is proportional, for example,
V COMP ＝I 2 *R(3)
where R is the resistance value of resistor R4. The first current source 42 is configured to provide a first reference current I ref1 . The first current mirror circuit 43 is coupled to the voltage-to-current conversion circuit 41, the first current source 42, and the oscillator circuit 33, and is configured to be based on the first reference current I ref1 And a second current I 2 Generating a first current I 1 . When V is COMP ＞I ref1 * R is the first current I 1 With compensation voltage V COMP Decrease of (c); and when V COMP ≤I ref1 * R is the first current I 1 Is zero. In one embodiment, the first current mirror circuit 43 is an m: n current mirror. In one embodiment, the first current mirror circuit 43 is a 1:1 current mirror when V is COMP ＞I ref1 * R is the first current I 1 Can be expressed as:
I 1 ＝I 2 -I ref1 ＝V COMP /R-I ref1 (4)
in one embodiment, the oscillator circuit 33 includes a second current source 44, a second current mirror circuit 45, a third current source 46, a third current mirror circuit 47, and a clock signal generation circuit 49.
The second current source 44 is configured to provide a second reference current I ref2 . The second current mirror circuit 45 is coupled to the first current mirror circuit 43 and the second current source 44, and is configured to be based on the second reference current I ref2 And a first current I 1 Generating a third current I 3 . When I is 1 ≥I ref2 While a third current I 3 Is zero. When I is 1 ＜I ref2 While a third current I 3 Has a non-zero value. In one embodiment, the second current mirror circuit 45 is an m: n current mirror. In one embodiment, the second current mirror circuit 45 is a 1:1 current mirror, when I 1 ＜I ref2 While, the third current I 3 Can be expressed as:
I 3 ＝I ref2 -I 1 (5)
the third current source 46 is configured to provide a third reference current I ref3 . Third current mirror circuit 47 is coupledTo the second current mirror circuit 45 and the third current source 46, and is configured based on the third reference current I ref3 And a third current I 3 Generating a clock generation current I C . In one embodiment, the third current mirror circuit 47 is an m: n current mirror. In one embodiment, the third current mirror circuit 47 is a 1:1 current mirror, clocked by the current I C Can be expressed as:
I C ＝I ref3 -I 3 (6)
in conjunction with equations (3) - (5), equation (6) can be rewritten as follows:
when V is COMP ≥(I ref1 +I ref2 ) R is, I 3 =0, clock generation current I C Has the maximum value:
I C ＝I ref3 (7)
when I ref1 *R＜V COMP ＜(I ref1 +I ref2 ) Time of R, clock generates current I C Can follow the compensation voltage V COMP Decrease of (c) and decrease:
I C ＝I ref3 -I ref2 -I ref1 +V COMP /R(8)
when V is COMP ≤I ref1 * R is, I 1 =0, clock generation current I C With the minimum:
I C ＝I ref3 -I ref2 (9)
clock generation current I C May be based on the third current I 3 And is adjusted to adjust the clock signal CLK. Specifically, the clock signal generation circuit 49 is coupled to the third current mirror circuit 47, and is configured to generate the current I based on the clock C A clock signal CLK is generated. In one embodiment, the clock signal generation circuit 49 may include a capacitor C3, a comparator 48, and a third switch Q3. The capacitor C3 is coupled to the third current mirror circuit 47 and generates the current I from the clock C And charging is carried out. The comparator 48 is coupled to the third current mirror circuit 47 and the capacitor C3, and is configured to generate the current I based on the clock C Generating a clock signal CLK, wherein the current across the capacitor C3Higher than a third reference voltage V REF3 When, the clock signal CLK has a high level; and when the voltage across the capacitor C3 is lower than the third reference voltage V REF3 When, the clock signal CLK has a low level. The third switch Q3 is connected in parallel with the capacitor C3 and is configured to be turned on in response to the clock signal CLK having a high level to discharge the capacitor C3, whereby the periodic clock signal CLK may be generated. The frequency of the clock signal CLK generating a current I with the clock C Is reduced.
When compensating voltage V COMP When larger, the first current I 1 Greater than or equal to the second reference current I ref2 The clock signal generation circuit 49 may generate a clock signal CLK having a preset frequency. When compensating voltage V COMP At a smaller time, the first current I 1 Is less than the second reference current I ref2 The clock signal generation circuit 49 may generate the clock signal CLK with a reduced frequency. As the frequency of the clock signal CLK decreases, the control circuit 16 may decrease the number of times the first switch Q1 is turned on before the buck converter 10 enters the pulse skipping mode, thereby effectively decreasing the output voltage V OUT Of the ripple.
Fig. 7 shows a schematic circuit diagram of a control circuit 16' according to a second embodiment of the present disclosure. The control circuit 16' of fig. 7 is similar to the control circuit 16 of fig. 5, except that: the mode control circuit 31' further includes a peak detection circuit 62. The peak detection circuit 62 is coupled to the current detector 14 and is configured to generate a peak voltage signal, e.g., a sampled voltage V, based on the current detection signal S The peak voltage signal of (a). In fig. 7, the adjustment current generation circuit 34 is coupled to the oscillator circuit 33 and the peak detection circuit 62, and is configured to generate the first current I based on the peak voltage signal 1 . In one embodiment, the regulation current generation circuit 34 and the oscillator circuit 33 of fig. 7 may be implemented as the regulation current generation circuit 34 and the oscillator circuit 33 of fig. 5, wherein the voltage-to-current conversion circuit 41 in the regulation current generation circuit 34 is configured to convert the peak voltage signal into the second current I 2 For generating a first current I 1 。
When the peak voltage signal is large, the first current I 1 Greater than or equal to the second reference current I ref2 The oscillator circuit 33 may generate a clock signal CLK having a preset frequency. When compensating voltage V COMP At a smaller time, the first current I 1 Is less than the second reference current I ref2 The oscillator circuit 33 may generate a clock signal CLK of reduced frequency. As the frequency of the clock signal CLK decreases, the control circuit 16' may cause the first switch Q1 to turn on less often before the buck converter 10 enters the pulse-skipping mode, thereby effectively reducing the output voltage V OUT The ripple of (3).
Fig. 8 shows a schematic circuit diagram of a control circuit 16 "according to a third embodiment of the present disclosure. The control circuit 16 "of fig. 8 is similar to the control circuit 16 of fig. 5, except that: mode control circuit 31 of fig. 5 includes a regulation current generation circuit 34 coupled between oscillator circuit 33 and compensation voltage generation circuit 36, while mode control circuit 31 ″ of fig. 8 includes a voltage selector 72 coupled between oscillator circuit 33' and compensation voltage generation circuit 36. The voltage selector 72 is configured to base on the compensation voltage V COMP Generating an oscillator voltage V OSC . Specifically, the voltage selector 72 is configured to: when compensating voltage V COMP Greater than or equal to a first threshold voltage V MAX Is equal to the first threshold voltage V MAX Voltage V of the oscillator OSC (ii) a When compensating voltage V COMP Less than a first threshold voltage V MAX And is greater than a second threshold voltage V MIN Generating a voltage equal to the compensation voltage V COMP Voltage V of the oscillator OSC (ii) a And when compensating the voltage V COMP Less than or equal to the second threshold voltage V MIN Is equal to the second threshold voltage V MIN Voltage V of the oscillator OSC Wherein the first threshold voltage V MAX Greater than a second threshold voltage V MIN 。
The oscillator circuit 33' is configured to be based on the oscillator voltage V generated by the voltage selector 72 OSC To generate the clock signal CLK.
Fig. 9 shows a schematic circuit diagram of an oscillator circuit 33' according to a third embodiment of the present disclosure.
The oscillator circuit 33' includes a voltage-to-current conversion circuit 41, a current mirror circuit 47, and a clock signal generation circuit 49. The voltage-to-current conversion circuit 41, the current mirror circuit 47, and the clock signal generation circuit 49 of fig. 9 are similar to the voltage-to-current conversion circuit 41, the third current mirror circuit 47, and the clock signal generation circuit 49 of fig. 5, except that: in fig. 9, the voltage-to-current conversion circuit 41 is configured to convert the oscillator voltage V OSC Conversion to an oscillator current I 4 And the oscillator current I is adjusted 4 Is supplied to the current mirror circuit 47. In one embodiment, the voltage-to-current conversion circuit 41 is coupled to the voltage selector 72 and configured to generate and compensate the voltage V OSC Proportional second current I 4 E.g. V OSC ＝I 4 * R, where R is the resistance value of resistor R4. The current mirror circuit 47 is coupled to the voltage-to-current conversion circuit 41 and is configured to be based on the oscillator current I 4 Generating a clock generation current I C . In one embodiment, the third current mirror circuit 47 is an m: n current mirror. In one embodiment, the third current mirror circuit 47 is a 1:1 current mirror, where I C ＝I 4 . Specifically, when V COMP ≥V MAX Time of day, clock generation current I C Having a maximum value of I C ＝V MAX R; when V is MIN ＜V COMP ＜V MAX When, I C ＝V COMP /R, clock generation current I C With compensation voltage V COMP Decrease of (c); when V is COMP ≤V MIN Time, clock generating current I C Has a minimum value of I C ＝V MIN /R。
The clock signal generation circuit 49 is coupled to the current mirror circuit 47 and configured to generate the current I based on the clock C A clock signal CLK is generated. When compensating voltage V COMP At larger times, the clock generates a current I C Having the maximum value, the clock signal generation circuit 49 can generate the clock signal CLK having a preset frequency. When compensating voltage V COMP When small, the clock generates a current I C Reducing, clock signal generationCircuit 49 may generate a reduced frequency clock signal CLK. As the frequency of the clock signal CLK decreases, the control circuit 16 ″ may cause the number of times the first switch Q1 is turned on before the buck converter 10 enters the pulse-skipping mode to decrease, thereby effectively decreasing the output voltage V OUT The ripple of (3).
Fig. 5 to 9 show examples of control circuits according to three embodiments of the present disclosure, but it is understood that the control circuits are not limited thereto, but may have other control circuits as long as they can be based on the follow-up output voltage V OUT The clock signal CLK is adjusted by the varying signal.
Fig. 10 shows a schematic waveform timing diagram of a buck converter according to an embodiment of the present disclosure. In the buck converter of the embodiment of the present disclosure, the voltage may be based on the output voltage V OUT The clock signal CLK is adjusted by the varying signal. With output voltage V OUT Such as, but not limited to, a compensation voltage V COMP Or sampling the voltage V S The peak voltage signal of (a). For example, in the control circuit 16' shown in FIG. 7, when the voltage V is outputted OUT Exceeds a predetermined output voltage V REF0 Based on the sampled voltage V S Will go low so that the frequency of the clock signal CLK decreases and the number of times the first switch Q1 is turned on before the buck converter 10 enters the pulse-skipping mode decreases, thereby effectively reducing the output voltage V OUT The ripple of (3). Only one switching operation is shown in fig. 10 without additional switching operations. It will be appreciated that when the buck converter is operated at a high frequency, there may also be a reduced number of additional switching operations before entering the pulse skipping mode, so that the ripple of the output voltage is relatively reduced.
The technical scheme of the embodiment of the disclosure is based on the voltage V along with the output voltage OUT The varying and changing signal automatically adjusts the frequency of the clock signal CLK, so that the number of times that a switch in the buck converter is turned on before the buck converter enters a pulse skipping mode is reduced, thereby effectively reducing the ripple of the output voltage. Compared with the conventional buck converter, the technical scheme of the embodiment of the disclosure has a simple structure and canSwitching loss is reduced and reduction of ripple of an output voltage is achieved with little increase in a footprint of a PCB.
The embodiments may be further described using the following clauses:
1. a buck converter (10), comprising:
a step-down circuit (12) comprising a series connection of an input voltage (V) IN ) And a first switch (Q1) and a second switch (Q2) between the first reference voltage and configured to switch the input voltage (V) by alternately turning on the first switch (Q1) and the second switch (Q2) IN ) Step-down to an output voltage (V) OUT )；
A current detector (14) coupled to the voltage-dropping circuit (12) and configured to detect a current flowing through the voltage-dropping circuit (12) and generate a current detection signal representative of the current; and
a control circuit (16) coupled to the voltage-reduction circuit (12) and the current detector (14) and configured to:
controlling the first switch (Q1) and the second switch (Q2) based on the current detection signal; and
in response to the output voltage (V) OUT ) To reduce the number of times the first switch (Q1) is switched on before the buck converter (10) enters a pulse skipping mode, wherein during the pulse skipping mode the first switch (Q1) remains switched off.
2. The buck converter (10) of clause 1, wherein the control circuit (16) includes:
a mode control circuit (31) coupled to the voltage reduction circuit (12) and the current detector (14) and configured to detect the output voltage (V) based on the current and the output voltage (V) OUT ) Generates a clock signal (CLK) and a pulse width modulation signal (S) PWM ) And a pulse SKIP Signal (SKIP); and
a control signal generator (32) coupled to the voltage reduction circuit (12) and the mode control circuit (31) and configured to modulate the signal (S) based on the clock signal (CLK), the pulse width modulation signal (S) PWM ) And said pulse skippingGenerating a first switch control signal (SW 1) and a second switch control signal (SW 2) by a Signal (SKIP), wherein the first switch control signal (SW 1) is used for controlling the first switch (Q1) to be switched on and off, and the second switch control signal (SW 2) is used for controlling the second switch (Q2) to be switched on and off;
wherein the control signal generator (32) is further configured to: -causing the buck converter (10) to enter the pulse-skipping mode in response to the pulse-skipping Signal (SKIP) being high.
3. The buck converter (10) of clause 2, wherein the mode control circuit (31) includes:
a compensation voltage generation circuit (36) coupled to the voltage reduction circuit (12) and configured to generate a compensation voltage based on the output voltage (V) OUT ) Proportional feedback voltage (V) FB ) And a first reference voltage (V) REF1 ) The difference between them to generate a compensation voltage (V) COMP )；
A pulse width modulation signal generator (37) coupled to the current detector (14), the compensation voltage generation circuit (36) and the control signal generator (32) and configured to generate the compensation voltage (V) based on the current detection signal and the compensation voltage (V) COMP ) Generating the pulse width modulated signal (S) PWM )；
A pulse skipping signal generator (35) coupled to the compensation voltage generation circuit (36) and the control signal generator (32) and configured to generate a compensation voltage (Vv) based on the compensation voltage (Vv) COMP ) And a second reference voltage (V) REF2 ) Generating the pulse skipping Signal (SKIP); and
an oscillator circuit coupled to the control signal generator (32) and configured to generate the clock signal (CLK).
4. The buck converter (10) of clause 2, wherein the mode control circuit (31) is further configured to be responsive to the output voltage (V) OUT ) Causes a change in the frequency of the clock signal (CLK).
5. The buck converter (10) of clause 3, wherein the compensation voltage generation circuit (36) is configured to:
in response to the feedback voltage (V) FB ) Is lower than the first reference voltage (V) REF1 ) Charging a capacitor (C2) to increase the compensation voltage (V) COMP ) (ii) a And
in response to the feedback voltage (V) FB ) Higher than the first reference voltage (V) REF1 ) Discharging the capacitor (C2) to reduce the compensation voltage (V) COMP )。
6. The buck converter (10) of clause 3, wherein the mode control circuit (31) further includes:
a regulation current generation circuit (34) coupled to the oscillator circuit and the compensation voltage generation circuit (36) and configured to generate a compensation voltage (Vd) based on the compensation voltage (Vd) COMP ) Generating a first current (I) 1 )；
And wherein the oscillator circuit is configured to be based on the first current (I) 1 ) To adjust the clock signal (CLK).
7. The buck converter (10) of clause 6, wherein the regulation current generation circuit (34) includes:
a voltage-to-current conversion circuit (41) configured to convert the compensation voltage (V) COMP ) Is converted into a second current (I) 2 )；
A first current source (42) configured to provide a first reference current (I) ref1 ) (ii) a And
a first current mirror circuit (43) coupled to the voltage-to-current conversion circuit (41), the first current source (42), and the oscillator circuit (33), and configured to be based on the first reference current (I) ref1 ) And the second current (I) 2 ) Generating the first current (I) 1 )。
8. The buck converter (10) of clause 6, wherein the oscillator circuit is configured to:
when the first current (I) 1 ) Greater than or equal to the second reference current (I) ref2 ) Generating said clock signal (CLK) having a preset frequency; and
when the first current (I) 1 ) Is less thanThe second reference current (I) ref2 ) Generating said clock signal (CLK) with a reduced frequency.
9. The buck converter (10) of clause 6, wherein the oscillator circuit comprises:
a second current source (44) configured to provide a second reference current (I) ref2 )；
A second current mirror circuit (45) coupled to the regulation current generation circuit (34) and the second current source (44) and configured to be based on the second reference current (I) ref2 ) And the first current (I) 1 ) Generating a third current (I) 3 )，
Wherein when the first current (I) is applied 1 ) Is smaller than the second reference current (I) ref2 ) While the third current (I) 3 ) Having a non-zero value, the clock signal (CLK) being based on the third current (I) 3 ) And is adjusted.
10. The buck converter (10) of clause 9, wherein the oscillator circuit further comprises:
a third current source (46) configured to provide a third reference current (I) ref3 )；
A third current mirror circuit (47) coupled to the second current mirror circuit (45) and the third current source (46) and configured to be based on the third reference current (I) ref3 ) And the third current (I) 3 ) Generating a clock generation current (I) C ) (ii) a And
a clock signal generation circuit (49) coupled to the third current mirror circuit (47) and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK).
11. The buck converter (10) of clause 10, wherein the clock signal generation circuit (49) includes:
a capacitor (C3) coupled to the third current mirror circuit (47) and generating a current (I) from the clock C ) Charging is carried out;
a comparator (48) coupled to the third current mirror circuit (47) and the capacitor (C3) and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK) when the voltage across the capacitor (C3) is higher than a third reference voltage (V) REF3 ) -the clock signal (CLK) has a high level; and
a third switch (Q3) connected in parallel with the capacitor (C3) and configured to turn on in response to the clock signal (CLK) having a high level to discharge the capacitor (C3).
12. The buck converter (10) of clause 3, wherein the mode control circuit further comprises:
a peak detection circuit (62) coupled to the current detector (14) and configured to generate a peak voltage signal based on the current detection signal; and
a regulation current generation circuit (34) coupled to the oscillator circuit and the peak detection circuit (62) and configured to generate a first current (I) based on the peak voltage signal 1 )；
And wherein the oscillator circuit is configured to be based on the first current (I) 1 ) To adjust said clock signal (CLK).
13. The buck converter (10) of clause 3, wherein the mode control circuit further comprises:
a voltage selector (72) coupled to the oscillator circuit and the compensation voltage generation circuit (36) and configured to be based on the compensation voltage (Vv) COMP ) Generating an oscillator voltage (V) OSC )；
And wherein the oscillator circuit is configured to be based on the oscillator voltage (V) OSC ) Generating the clock signal (CLK).
14. The buck converter (10) of clause 13, wherein the voltage selector (72) is further configured to:
when the compensation voltage (V) COMP ) Greater than or equal to a first threshold voltage (V) MAX ) Is equal to the first threshold voltage (V) MAX ) Of the oscillator voltage (V) OSC )；
When the compensation voltage (V) COMP ) Less than the first threshold voltage(V MAX ) And is greater than the second threshold voltage (V) MIN ) Generating a voltage equal to said compensation voltage (V) COMP ) Of the oscillator voltage (V) OSC ) (ii) a And is
When the compensation voltage (V) COMP ) Less than or equal to the second threshold voltage (V) MIN ) Is equal to the second threshold voltage (V) MIN ) Of said oscillator voltage (V) OSC )；
Wherein the first threshold voltage (V) MAX ) Greater than the second threshold voltage (V) MIN )。
15. The buck converter (10) of clause 13, wherein the oscillator circuit comprises:
a voltage-to-current conversion circuit (41) coupled to the voltage selector (72) and configured to convert the oscillator voltage (V) OSC ) Conversion to oscillator current (I) 4 )；
A current mirror circuit coupled to the voltage-to-current conversion circuit (41) and configured to be based on the oscillator current (I) 4 ) Generating a clock generation current (I) C ) (ii) a And
a clock signal generation circuit (49) coupled to the current mirror circuit and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK).
16. The buck converter (10) of clause 1, wherein the buck circuit (12) further comprises:
an inductor (L) coupled between an intermediate point between the first switch (Q1) and the second switch (Q2) and the output voltage (V) OUT ) To (c) to (d); and
a capacitor (C1) coupled at the output voltage (V) OUT ) And the first reference voltage.
17. An electronic device (1) comprising:
a power supply device (2); and
the buck converter (10) of any one of clauses 1-16, powered by the power supply arrangement (2).
Further, the present disclosure provides various example embodiments, as described and as shown in the accompanying drawings. However, the present disclosure is not limited to the embodiments described and illustrated herein, but may extend to other embodiments, as known or as would be known to those skilled in the art. Reference in the specification to "one embodiment," "the embodiment," "these embodiments," or "some embodiments" means that a particular feature, structure, or characteristic described is included in at least one embodiment, and the appearances of the phrases in various places in the specification are not necessarily all referring to the same embodiment.
Finally, although various embodiments have been described in language specific to structural features and/or methodological acts, it is to be understood that the subject matter defined in the appended drawings is not necessarily limited to the specific features or acts described. Rather, the specific features and acts are disclosed as example forms of implementing the claimed subject matter.

Claims (15)

1. A buck converter (10), comprising:
a step-down circuit (12) comprising a series connection of an input voltage (V) IN ) And a first switch (Q1) and a second switch (Q2) between the first reference voltage and configured to switch the input voltage (V) by alternately turning on the first switch (Q1) and the second switch (Q2) IN ) Step-down to an output voltage (V) OUT )；
A current detector (14) coupled to the voltage-dropping circuit (12) and configured to detect a current flowing through the voltage-dropping circuit (12) and generate a current detection signal representative of the current; and
a control circuit (16) coupled to the voltage-reduction circuit (12) and the current detector (14) and configured to:
controlling the first switch (Q1) and the second switch (Q2) based on the current detection signal; and
in response to the output voltage (V) OUT ) To reduce the number of times the first switch (Q1) is switched on before the buck converter (10) enters a pulse skipping mode, wherein during the pulse skipping mode the first switch (Q1) is kept switched off,
wherein the control circuit (16) comprises:
a mode control circuit (31) coupled to the voltage reduction circuit (12) and the current detector (14) and configured to detect the output voltage (V) based on the current and the output voltage (V) OUT ) Generates a clock signal (CLK) and a pulse width modulation signal (S) PWM ) And a pulse SKIP Signal (SKIP); and
a control signal generator (32) coupled to the voltage reduction circuit (12) and the mode control circuit (31) and configured to modulate the signal (S) based on the clock signal (CLK), the pulse width modulation signal (S) PWM ) And the pulse skipping Signal (SKIP) generates a first switch control signal (SW 1) and a second switch control signal (SW 2), wherein the first switch control signal (SW 1) is used for controlling the first switch (Q1) to be turned on and off, and the second switch control signal (SW 2) is used for controlling the second switch (Q2) to be turned on and off;
wherein the control signal generator (32) is further configured to: -causing the buck converter (10) to enter the pulse skipping mode in response to the pulse skipping Signal (SKIP) being high,
wherein the mode control circuit (31) comprises:
a compensation voltage generation circuit (36) coupled to the voltage reduction circuit (12) and configured to generate a compensation voltage based on the output voltage (Vv) OUT ) Proportional feedback voltage (V) FB ) And a first reference voltage (V) REF1 ) The difference therebetween to generate a compensation voltage (V) COMP )；
A pulse width modulation signal generator (37) coupled to the current detector (14), the compensation voltage generation circuit (36) and the control signal generator (32) and configured to generate the compensation voltage (V) based on the current detection signal and the compensation voltage (V) COMP ) Generating the pulse width modulated signal (S) PWM )；
A pulse skipping signal generator (35) coupled to the compensation voltage generating circuit (36) and the control signal generator (32) and configured to generate a compensation voltage (Vv) based on the compensation voltage (Vv) COMP ) And a second reference voltage (V) REF2 ) Generating the pulse skipping Signal (SKIP); and
an oscillator circuit coupled to the control signal generator (32) and configured to generate the clock signal (CLK).
2. The buck converter (10) of claim 1, wherein the mode control circuit (31) is further configured to be responsive to the output voltage (V ™) OUT ) Causes a change in the frequency of the clock signal (CLK).
3. The buck converter (10) of claim 1, wherein the compensation voltage generation circuit (36) is configured to:
in response to the feedback voltage (V) FB ) Is lower than the first reference voltage (V) REF1 ) Charging a capacitor (C2) to increase the compensation voltage (V) COMP ) (ii) a And
in response to the feedback voltage (V) FB ) Higher than the first reference voltage (V) REF1 ) Discharging the capacitor (C2) to reduce the compensation voltage (V) COMP )。
4. The buck converter (10) of claim 1, wherein the mode control circuit (31) further comprises:
a regulation current generation circuit (34) coupled to the oscillator circuit and the compensation voltage generation circuit (36) and configured to generate a compensation voltage (Vd) based on the compensation voltage (Vd) COMP ) Generating a first current (I) 1 )；
And wherein the oscillator circuit is configured to be based on the first current (I) 1 ) To adjust the clock signal (CLK).
5. The buck converter (10) of claim 4, wherein the regulation current generation circuit (34) includes:
a voltage-to-current conversion circuit (41) configured to convert the compensation voltage (V) COMP ) Is converted into a second current (I) 2 )；
A first current source (42) configured to provide a first reference current (I) ref1 ) (ii) a And
a first current mirror circuit (43) coupled to the voltage-to-current conversion circuit (41), the first current source (42) and the oscillator circuit (33) and configured to be based on the first reference current (I) ref1 ) And the second current (I) 2 ) Generating the first current (I) 1 )。
6. The buck converter (10) of claim 4, wherein the oscillator circuit is configured to:
when the first current (I) 1 ) Greater than or equal to the second reference current (I) ref2 ) Generating said clock signal (CLK) having a preset frequency; and
when the first current (I) 1 ) Is less than the second reference current (I) ref2 ) Generating said clock signal (CLK) with a reduced frequency.
7. The buck converter (10) of claim 4, wherein the oscillator circuit comprises:
a second current source (44) configured to provide a second reference current (I) ref2 ) (ii) a And
a second current mirror circuit (45) coupled to the regulation current generation circuit (34) and the second current source (44) and configured to be based on the second reference current (I) ref2 ) And the first current (I) 1 ) Generating a third current (I) 3 )，
Wherein when the first current (I) is applied 1 ) Is less than the second reference current (I) ref2 ) While the third current (I) 3 ) Having a non-zero value, the clock signal (CLK) being based on the third current (I) 3 ) And is adjusted.
8. The buck converter (10) of claim 7, wherein the oscillator circuit further comprises:
a third current source (46) configured to provide a third reference current (I) ref3 )；
A third current mirror circuit (47) coupled to the second current mirror circuit (45) and the third current source (46) and configured to be based on the third reference current (I) ref3 ) And the third current (I) 3 ) Generating a clock generation current (I) C ) (ii) a And
a clock signal generation circuit (49) coupled to the third current mirror circuit (47) and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK).
9. The buck converter (10) of claim 8, wherein the clock signal generation circuit (49) includes:
a capacitor (C3) coupled to the third current mirror circuit (47) and generating a current (I) from the clock C ) Charging is carried out;
a comparator (48) coupled to the third current mirror circuit (47) and the capacitor (C3) and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK) when the voltage across the capacitor (C3) is higher than a third reference voltage (V) REF3 ) -the clock signal (CLK) has a high level; and
a third switch (Q3) connected in parallel with the capacitor (C3) and configured to turn on in response to the clock signal (CLK) having a high level to discharge the capacitor (C3).
10. The buck converter (10) of claim 1, wherein the mode control circuit further comprises:
a peak detection circuit (62) coupled to the current detector (14) and configured to generate a peak voltage signal based on the current detection signal; and
a regulated current generation circuit (34) coupled to the oscillator circuit and the peak detection circuit (62) and configured to generate a first current (I) based on the peak voltage signal 1 )；
And wherein the oscillator circuit is configuredIs arranged to be based on the first current (I) 1 ) To adjust the clock signal (CLK).
11. The buck converter (10) of claim 1, wherein the mode control circuit further comprises:
a voltage selector (72) coupled to the oscillator circuit and the compensation voltage generation circuit (36) and configured to be based on the compensation voltage (Vv) COMP ) Generating an oscillator voltage (V) OSC )；
And wherein the oscillator circuit is configured to be based on the oscillator voltage (V) OSC ) Generating the clock signal (CLK).
12. The buck converter (10) of claim 11, wherein the voltage selector (72) is further configured to:
when the compensation voltage (V) COMP ) Greater than or equal to a first threshold voltage (V) MAX ) Is equal to the first threshold voltage (V) MAX ) Of said oscillator voltage (V) OSC )；
When the compensation voltage (V) COMP ) Less than the first threshold voltage (V) MAX ) And is greater than the second threshold voltage (V) MIN ) Generating a voltage equal to said compensation voltage (V) COMP ) Of said oscillator voltage (V) OSC ) (ii) a And is
When the compensation voltage (V) COMP ) Less than or equal to the second threshold voltage (V) MIN ) Generating a voltage equal to said second threshold voltage (V) MIN ) Of said oscillator voltage (V) OSC )；
Wherein the first threshold voltage (V) MAX ) Greater than the second threshold voltage (V) MIN )。
13. The buck converter (10) of claim 11, wherein the oscillator circuit comprises:
a voltage-to-current conversion circuit (41) coupled to the voltage selector (72) and configured to convert the oscillator voltage (V) OSC ) ConversionIs an oscillator current (I) 4 )；
A current mirror circuit coupled to the voltage-to-current conversion circuit (41) and configured to be based on the oscillator current (I) 4 ) Generating a clock generation current (I) C ) (ii) a And
a clock signal generation circuit (49) coupled to the current mirror circuit and configured to generate a current (I) based on the clock C ) Generating the clock signal (CLK).
14. The buck converter (10) of claim 1, wherein the buck circuit (12) further comprises:
an inductor (L) coupled between an intermediate point between the first switch (Q1) and the second switch (Q2) and the output voltage (V) OUT ) To (c) to (d); and
a capacitor (C1) coupled at the output voltage (V) OUT ) And the first reference voltage.
15. An electronic device (1) comprising:
a power supply device (2); and
the buck converter (10) according to any one of claims 1 to 14, the buck converter (10) being powered by the power supply arrangement (2).
CN202110996099.5A 2021-08-27 2021-08-27 Buck converter and electronic device Active CN113726159B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110996099.5A CN113726159B (en) 2021-08-27 2021-08-27 Buck converter and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110996099.5A CN113726159B (en) 2021-08-27 2021-08-27 Buck converter and electronic device

Publications (2)

Publication Number Publication Date
CN113726159A CN113726159A (en) 2021-11-30
CN113726159B true CN113726159B (en) 2023-03-10

Family

ID=78678529

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110996099.5A Active CN113726159B (en) 2021-08-27 2021-08-27 Buck converter and electronic device

Country Status (1)

Country Link
CN (1) CN113726159B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116169856B (en) * 2023-02-24 2024-05-24 芯洲科技(北京)股份有限公司 Power supply apparatus
CN117081365B (en) * 2023-09-21 2024-01-02 茂睿芯（深圳）科技有限公司 Power supply adjusting circuit, buck converter and direct current power supply

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396252B1 (en) * 2000-12-14 2002-05-28 National Semiconductor Corporation Switching DC-to-DC converter with discontinuous pulse skipping and continuous operating modes without external sense resistor
JP2004274895A (en) * 2003-03-10 2004-09-30 Tohoku Pioneer Corp Dc-dc converter and drive control method therefor
CN102412708A (en) * 2011-12-28 2012-04-11 成都芯源系统有限公司 Switch converter and control circuit and control method thereof
CN102480227A (en) * 2010-11-30 2012-05-30 立锜科技股份有限公司 Audio jump control method and circuit for fixed on-time power converter
CN106208697A (en) * 2016-08-08 2016-12-07 成都芯源系统有限公司 Step-up and step-down switching power converter and control circuit and control method thereof
CN110994994A (en) * 2019-12-30 2020-04-10 芯原微电子(上海)股份有限公司 PWM and PSM mode switching control circuit and method thereof

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5855418B2 (en) * 2011-10-27 2016-02-09 リコー電子デバイス株式会社 Switching regulator

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6396252B1 (en) * 2000-12-14 2002-05-28 National Semiconductor Corporation Switching DC-to-DC converter with discontinuous pulse skipping and continuous operating modes without external sense resistor
JP2004274895A (en) * 2003-03-10 2004-09-30 Tohoku Pioneer Corp Dc-dc converter and drive control method therefor
CN102480227A (en) * 2010-11-30 2012-05-30 立锜科技股份有限公司 Audio jump control method and circuit for fixed on-time power converter
CN102412708A (en) * 2011-12-28 2012-04-11 成都芯源系统有限公司 Switch converter and control circuit and control method thereof
CN106208697A (en) * 2016-08-08 2016-12-07 成都芯源系统有限公司 Step-up and step-down switching power converter and control circuit and control method thereof
CN110994994A (en) * 2019-12-30 2020-04-10 芯原微电子(上海)股份有限公司 PWM and PSM mode switching control circuit and method thereof

Also Published As

Publication number Publication date
CN113726159A (en) 2021-11-30

Similar Documents

Publication Publication Date Title
US11303212B2 (en) Peak-buck peak-boost current-mode control for switched step-up step-down regulators
US7061213B2 (en) DC-DC converter
US9648680B2 (en) Method for driving LED
US9819268B2 (en) DC-DC switching converter with enhanced switching between CCM and DCM operating modes
US8766615B2 (en) DC-DC converter control circuit and DC-DC converter including same
US8773090B2 (en) Voltage regulator with adaptive hysteretic control
US8242764B2 (en) DC-DC converter having VFM mode in which inductor current increases and switching frequency decreases
US8587265B2 (en) Control circuit for DC-DC converter, DC-DC converter, and method for controlling DC-DC converter
US8760139B2 (en) DC-DC converter control circuit and DC-DC converter including same
CN110572031B (en) Control circuit and method for voltage conversion circuit
US20130049714A1 (en) PWM Control Circuit of A Converter And the Control Method Thereof
US20070108954A1 (en) Compensation offset adjustment scheme for fast reference voltage transitioning
US11394291B2 (en) Ripple voltage control circuit and control method thereof
CN113726159B (en) Buck converter and electronic device
US20220263412A1 (en) Control circuit for controlling a switching stage of an electronic converter, corresponding electronic converter device and method
US20220200457A1 (en) Voltage converter with loop control
CN114400896B (en) Integrated circuit and power supply device
CN114301283B (en) Controller, switching converter and control method for switching converter
US11394287B2 (en) Adjustable power save mode threshold for switching converter
US11081957B2 (en) Power converter with multi-mode timing control
CN113708625A (en) Step-down converter, electronic device and audio playing device
US12027974B2 (en) Control circuit and switching converter
US20220216785A1 (en) Control circuit and switching converter
CN115378246B (en) Switching power supply with overshoot protection
CN114400895B (en) Integrated circuit and power supply device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Room 1101, 11th Floor, No. 51, Xueyuan Road, Haidian District, Beijing 100083

Applicant after: Xinzhou Technology (Beijing) Co.,Ltd.

Address before: 100095 No.15, 2nd floor, building 1, yard 33, Dijin Road, Haidian District, Beijing

Applicant before: SILICON CONTENT TECHNOLOGY (BEIJING) Co.,Ltd.

CB02 Change of applicant information
GR01 Patent grant
GR01 Patent grant