CN113674680A - PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing - Google Patents
PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing Download PDFInfo
- Publication number
- CN113674680A CN113674680A CN202110959024.XA CN202110959024A CN113674680A CN 113674680 A CN113674680 A CN 113674680A CN 202110959024 A CN202110959024 A CN 202110959024A CN 113674680 A CN113674680 A CN 113674680A
- Authority
- CN
- China
- Prior art keywords
- nmos transistor
- signal
- transistor
- light
- driving
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 230000003321 amplification Effects 0.000 claims description 15
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 15
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 230000008569 process Effects 0.000 claims description 6
- 239000010409 thin film Substances 0.000 claims description 6
- 238000004020 luminiscence type Methods 0.000 claims description 3
- 230000003213 activating effect Effects 0.000 claims description 2
- 230000010354 integration Effects 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 5
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 238000003491 array Methods 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000969 carrier Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000012938 design process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 229920006395 saturated elastomer Polymers 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
- G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
- G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05B—ELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
- H05B45/00—Circuit arrangements for operating light-emitting diodes [LED]
- H05B45/30—Driver circuits
- H05B45/32—Pulse-control circuits
- H05B45/325—Pulse-width modulation [PWM]
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a PWM (pulse-width modulation) driving circuit and a driving method based on pixel sharing, which comprises a plurality of light-emitting units arranged in an array, a signal processing module and a driving module, wherein the light-emitting units correspond to each row of light-emitting units; the light-emitting unit also comprises a first signal emitter for providing a switching signal corresponding to each row of light-emitting units, and any one light-emitting unit in each row is in signal connection with the first signal emitter. The invention is based on the pixel sharing principle, shares a signal processing module with a plurality of light-emitting units, obviously reduces the average transistor number of each driving circuit, greatly reduces the integration difficulty and the preparation cost, and realizes the pixel driving with low transistor density.
Description
Technical Field
The invention relates to Micro LED PWM driving, in particular to a PWM driving circuit and a driving method based on pixel sharing.
Background
For a pixel array, a conventional driving method is to generate a driving signal through a peripheral circuit, and directly apply the signal to a light emitting unit array through a word line and a bitline to drive the light emitting unit. Unlike conventional driving circuits, the pixel driving circuit implements processing of peripheral signals by a driving circuit integrated with each pixel light emitting unit (e.g., LED) to thereby implement driving of the light emitting unit. The quality of the drive signal obtained in this way is higher due to the close proximity of the signal processing module to the light emitting unit.
The current pixel driving circuit requires a signal processing module for each light emitting unit, which results in a great disadvantage: for high density pixel arrays, the driver circuit requires a large integration level and the number of transistors is large, which directly results in higher manufacturing cost and higher requirements for process stability and quality.
Disclosure of Invention
The purpose of the invention is as follows: the invention aims to provide a PWM pixel driving circuit based on pixel sharing and low transistor density; a second object of the present invention is to provide a driving operation method of the PWM pixel driving circuit.
The technical scheme is as follows: the invention relates to a PWM (pulse-width modulation) driving circuit based on pixel sharing, which comprises a plurality of light-emitting units arranged in an array, a signal processing module and a driving circuit, wherein the light-emitting units correspond to each row of light-emitting units; the light-emitting unit also comprises a first signal emitter for providing a switching signal corresponding to each row of light-emitting units, and any one light-emitting unit in each row is in signal connection with the first signal emitter.
Further, the luminescence unit comprises a gating transistor for controlling the pixel switch, a driving transistor for providing a current pulse signal and a micro LED for displaying luminescence, wherein the grid of the gating transistor is connected with the first signal emitter, the source of the gating transistor is connected with the grid of the driving transistor, the source of the driving transistor is connected with the anode of the micro LED, and the cathode of the micro LED is grounded.
Further, the signal processing module comprises a comparator for outputting a constant voltage and a current mirror for adjusting the constant current, and the current mirror is in signal connection with the comparator.
Further, the comparator comprises a differential input stage, a level conversion stage and an amplification stage;
the differential input stage comprises a first NMOS transistor M1, a second NMOS transistor M2, a third NMOS transistor M3 and a fourth NMOS transistor M4; the gates of the first NMOS transistor M1 and the second NMOS transistor M2 are connected with a gating transistor; the drains of the first NMOS transistor M1 and the second NMOS transistor M2 are respectively connected with the sources of the third NMOS transistor M3 and the fourth NMOS transistor M4; the gates of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4, and the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with a driving power supply;
the level conversion stage comprises a fifth NMOS transistor M5, wherein the gate of the fifth NMOS transistor M5 is connected with the source of a fourth NMOS transistor M4; the drain electrode of the fifth NMOS tube M5 is connected with a driving power supply;
the amplifying stage comprises a sixth NMOS transistor M6 and a seventh NMOS transistor M7, the grid electrode of the seventh NMOS transistor M7 is connected with the source electrode of the fifth NMOS transistor M5, and the drain electrode of the seventh NMOS transistor M7 is respectively connected with the source electrode of the sixth NMOS transistor M6 and the driving transistor; the gate of the sixth NMOS transistor M6 is connected to its drain, and the drain of the sixth NMOS transistor M6 is connected to the driving power supply.
Further, the current mirror comprises a current source IBAn eighth NMOS transistor M8, a ninth NMOS transistor M9, and a tenth NMOS transistor M10; the drain electrode of the eighth NMOS transistor M8 is connected to the source stages of the first NMOS transistor M1 and the second NMOS transistor, the drain electrode of the ninth NMOS transistor M9 is connected to the source stage of the fifth NMOS transistor M5, and the drain electrode of the tenth NMOS transistor M10 is connected to the current source IBIs connected to a current source IBThe other end of the first power supply is connected with a driving power supply; the grid electrode of the ninth NMOS transistor M9 and the grid electrode of the eighth NMOS transistor M8 are respectively connected with the grid electrode of a tenth NMOS transistor M10, and the grid electrode of the tenth NMOS transistor M10 is connected with the drain electrode of the tenth NMOS transistor M10; the sources of the eighth NMOS transistor M8, the ninth NMOS transistor M9 and the tenth NMOS transistor M10 are grounded.
Further, the first NMOS transistor M1, the second NMOS transistor M2, the third NMOS transistor M3, the fourth NMOS transistor M4, the fifth NMOS transistor M5, the sixth NMOS transistor M6, the seventh NMOS transistor M7, the eighth NMOS transistor M8, the ninth NMOS transistor M9, and the tenth NMOS transistor M10 all adopt thin film transistors.
Further, the lighting device further comprises a second signal emitter for providing a time division multiplexing signal corresponding to each column of lighting units, and an output end of the second signal emitter is connected with a gate of the first NMOS transistor M1 and a gate of the second NMOS transistor M2 of the signal processing module respectively.
The invention also provides a driving method of the PWM driving circuit based on pixel sharing, which comprises the following steps:
step one, providing a PWM pixel circuit based on an NMOS transistor according to any one of claims 1-7;
secondly, in an operation period, the first signal emitter distributes signals to the light-emitting units in the same row;
activating a gating transistor of the light-emitting unit, and distributing the signal to a corresponding signal processing module by a second signal emitter of each column;
step four, the signal processing module converts the received signal into a PWM voltage signal, the signal enters a driving transistor after flowing through an activated gating transistor, and the driving transistor generates a PWM current signal and controls the micro LED to emit light;
and step five, distributing the signals to the light-emitting units positioned on the other row by the first signal emitter, and repeating the step three to the step four to realize pixel driving of the micro LEDs arranged in the array.
Further, the specific process of the fourth step is as follows: the differential input stage of the signal processing module operates received signals and outputs the signals to the level conversion stage, the level conversion stage converts direct current levels of the signals and outputs the signals to the amplification stage in a matching mode, and the amplification stage performs gain amplification on circuit voltage and outputs voltage pulse signals in a square wave mode.
Further, the signal received by the signal processing module includes a level signal and a triangular wave signal, and the level signal and the triangular wave signal are transmitted to the differential input stage through the first NMOS transistor M1 and the second NMOS transistor M2, respectively, and the level signal and the triangular wave signal are provided by the second signal transmitter.
The working principle of the invention is as follows: aiming at the micro LEDs arranged in an array, the light-emitting units in each column share one signal processing module, so that the pixel drive with low transistor density is realized; for each column, providing a time division multiplexing signal to the signal processing module through the second signal emitter, and controlling the corresponding light-emitting unit to work; for each row, the switching signal is provided by the first signal emitter, so that independent turning on and off of the light-emitting units of different rows is realized, and almost the same driving effect as that of the existing pixel driving circuit is achieved by the remarkably reduced transistors.
Has the advantages that: compared with the prior art, the invention has the following remarkable characteristics: the pixel sharing principle is based, the multiple light-emitting units share one signal processing module, the average number of transistors of each driving circuit is obviously reduced, the integration difficulty and the preparation cost are greatly reduced, and the pixel driving with low transistor density is realized; the signal output of PWM is adopted, the driving capability of the Micro LED is strong, the driving area and the resolution ratio are not limited, the brightness uniformity of the Micro LED is strong, and the problems of Micro LED light color drift and the like are reduced.
Drawings
FIG. 1 is a schematic diagram of a PWM pixel circuit according to the present invention;
FIG. 2 is a schematic circuit diagram of a light-emitting unit according to the present invention;
FIG. 3 is a circuit diagram of a signal processing module according to the present invention;
FIG. 4 is a schematic diagram of a 2 × 2 PWM pixel array in an embodiment;
fig. 5 is a schematic diagram of a conventional 2 × 2 PWM pixel array.
Detailed Description
The invention is further illustrated by the following examples and figures.
Referring to fig. 1, a PWM driving circuit based on pixel sharing includes light emitting units 1 arranged in a rectangular array; the system also comprises a signal processing module 2 and a second signal emitter 4 in signal connection with the signal processing module 2 corresponding to each row of the light-emitting units 1, wherein any one light-emitting unit 1 in each row is in signal connection with the signal processing module 2; the lighting unit 1 of each row is correspondingly provided with a first signal emitter 3, and any lighting unit 1 in each row is in signal connection with the first signal emitter 1.
The signal processing module 2 is a module shared by columns, the second signal emitter 4 provides signals for the signal processing module 2, and the signal processing module 2 can provide driving signals for all the light emitting units 1 in the same column; for each row, each lighting unit 1 is present, and the first signal emitter 1 is provided for each row to provide a signal for turning on or off, and the first signal emitter 1 is provided for each row to control the on/off of each row of lighting units 1 independently.
Referring to fig. 2, the light emitting unit 1 includes a gate transistor 11 for controlling switching of a pixel, a driving transistor 12 for supplying a current pulse signal, and a micro LED13 for displaying light emission, the gate transistor 11 and the driving transistor 12 each adopt a conventional thin film transistor structure, a source of the gate transistor 11 is connected to a gate of the driving transistor 12, a source of the driving transistor 12 is connected to an anode of the micro LED13, and a cathode of the micro LED13 is grounded.
Referring to fig. 3, the signal processing module includes a comparator outputting a constant voltage and a current mirror for adjusting a constant current, the current mirror is in signal connection with the comparator, and the transfer of PWM can be realized through the arrangement of the comparator and the current mirror; the differential input stage comprises a first NMOS transistor M1, a second NMOS transistor M2, a third NMOS transistor M3 and a fourth NMOS transistor M4; the gates of the first NMOS transistor M1 and the second NMOS transistor M2 are connected with a gating transistor; the drains of the first NMOS transistor M1 and the second NMOS transistor M2 are connected to the sources of the third NMOS transistor M3 and the fourth NMOS transistor M4, respectively; the gates of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4, and the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with a driving power supply; the level conversion stage comprises a fifth NMOS transistor M5, wherein the grid electrode of the fifth NMOS transistor M5 is connected with the source electrode of the fourth NMOS transistor M4; the drain electrode of the fifth NMOS tube M5 is connected with the driving power supply; the amplifying stage comprises a sixth NMOS transistor M6 and a seventh NMOS transistor M7, the grid electrode of the seventh NMOS transistor M7 is connected with the source electrode of the fifth NMOS transistor M5, and the drain electrode of the seventh NMOS transistor M7 is respectively connected with the source electrode of the sixth NMOS transistor M6 and the driving transistor; the gate of the sixth NMOS transistor M6 is connected to its drain, and the drain of the sixth NMOS transistor M6 is connected to the driving power supply. In the specific design process, a first NMOS transistor M1, a second NMOS transistor M2, a third NMOS transistor M3, a fourth NMOS transistor M4, a fifth NMOS transistor M5, a sixth NMOS transistor M6 and a seventh NMOS transistor M7 are thin film transistors; the length-width ratios of the channels of the first NMOS transistor M1, the second NMOS transistor M2 and the seventh NMOS transistor M7 are the same; the channel length-width ratios of the third NMOS transistor M3, the fourth NMOS transistor M4, the fifth NMOS transistor M5 and the sixth NMOS transistor M6 are the same. The size design of the thin film transistor channel is related to the differential mode gain and the common mode rejection ratio, and is mainly used for controlling the ratio of the channel width to length of the differential driving transistors M1 and M2 and the differential load transistors M3 and M4.
The current mirror comprises a current source IBAn eighth NMOS transistor M8, a ninth NMOS transistor M9, and a tenth NMOS transistor M10; the drain of the eighth NMOS transistor M8 is connected to the sources of the first NMOS transistor M1 and the second NMOS transistor, the drain of the ninth NMOS transistor M9 is connected to the source of the fifth NMOS transistor M5, and the drain of the tenth NMOS transistor M10 is connected to the current source IBIs connected to a current source IBThe other end of the first power supply is connected with a driving power supply; the grid electrode of the ninth NMOS transistor M9 and the grid electrode of the eighth NMOS transistor M8 are respectively connected with the grid electrode of the tenth NMOS transistor M10, and the grid electrode of the tenth NMOS transistor M10 is connected with the drain electrode of the tenth NMOS transistor M10; the sources of the eighth NMOS transistor M8, the ninth NMOS transistor M9 and the tenth NMOS transistor M10 are grounded. Current source IBThe output current of (2) is 3.5 muA, and under the action of a driving power supply, a current source IBThe output current of the first NMOS transistor M10, the tenth NMOS transistor M10, the eighth NMOS transistor M8 and the ninth NMOS transistor M9 are all in saturation state, and the gates of the three NMOS transistors are connected, i.e. Vgs10=Vgs8=Vgs9From the transistor saturation region current formula Ids=0.5μnCox（W/L）(Vgs-Vth)2In which μnAs the transport rate of carriers, CoxIs unit area gate oxide capacitance, VthThe threshold voltage can provide stable current input for the differential input stage and the level conversion stage by controlling the W/L size of each NMOS tube. The eighth NMOS transistor M8, the ninth NMOS transistor M9, and the tenth NMOS transistor M10 are all thin film transistors.
In the invention, the output end of the second signal emitter 4 is connected with the grid of the first NMOS tube M1 and the grid of the second NMOS tube M2, the second signal emitter 4 is mainly used for providing time division multiplexing signals, the processing time which is averagely distributed to each line is the same in one processing period, the time is taken as a parameter of signal division, and the signals of each line are not overlapped on a time axis, thereby achieving the purpose of multiplex transmission control. The second signal emitter 4 provides a level signal and a triangular wave signal, respectively, the level signal is input through the first NMOS transistor M1, and the triangular wave signal is input through the second NMOS transistor M2; the main function of the first signal emitter 3 is to control the switching of the gating transistor 11 of each row, and the first signal emitter 3 is also the starting point for the activation of each row.
The driving process of the PWM driving circuit based on pixel sharing is as follows:
an initial stage in which the first signal emitter 3 distributes a signal to the light emitting units 1 located in the same row during one operation period; then the gating transistor 11 of the light emitting unit is activated and the second signal emitter 4 of each column distributes the signal to the corresponding signal processing module 2; the comparator, the current mirror and the driving transistor are connected with a driving power supply, and a current source IBConstant currents are provided for the differential input stage, the level conversion stage and the amplification stage through an eighth NMOS transistor M8, a ninth NMOS transistor M9 and a tenth NMOS transistor M10 respectively; the second signal transmitter 4 transmits the level signal and the triangular wave signal to the differential input stage through a first NMOS transistor M1 and a second NMOS transistor M2, respectively;
in the operation stage, after the level signal and the triangular wave signal are transmitted to the differential stage, at this time, because two inverters of the differential pair are connected with the same equivalent current source, the disturbance of the input signal at one end can affect the current distributed to the other end, thereby controlling the working condition of the other end, when the triangular wave signal is increased, the working current of the inverter at the right end is increased, and correspondingly, the current distributed by the inverter at the left end is reduced, which is reflected that the total output voltage OUT1 is increased, namely, the differential stage performs an operation on the two signals, namely, the output of the stage
Wherein
A voltage amplification gain for the first stage; the stage output signal is transmitted to a level conversion stage; at the first levelIn the stage, the DC level of the signal is converted, and a common drain amplifier is formed at the time, namely M5 is in a saturation region, the change of the M5 grid input signal influences the output conductance of M5, the purpose of controlling the output DC level can be realized, and the output DC level of the stage can be matched with the DC amplification level of the amplification stage, and the output of the stage can be matched with the DC amplification level of the amplification stage
Wherein
For the purpose of the amplification gain of the stage,
the stage output signal is passed into an amplifier stage; the amplifier stage provides main gain for the circuit, the amplifier stage is structured as an inverter, the larger the slope of the input-output curve of the inverter is, the larger the gain of the inverter is, and the output of the amplifier stage is the output of the comparator
Wherein
Is the voltage gain of the stage; since the input of the first stage is a large signal, which is amplified by the circuit and must be saturated soon, the overall output of the circuit is a square wave signal, i.e., VIN2>VIN1Time-out is high level
Otherwise, it is low level VSS.
In the light-emitting stage, the signal processing module 2 outputs a PWM voltage signal, which flows through the activated gating transistor 11 and then enters the driving transistor 12 to drive the transistor 12 to generate a PWM current signal and control the micro LED13 to emit light; after the processing time of the row is finished, the first signal emitter 3 controls to close the signal, the first signal emitter 3 of the other row starts to activate the gating transistor 11 and repeats the above steps, so that the light emission of the other row is finished, and the pixel driving of the micro LEDs arranged in the array is realized in a reciprocating manner.
Due to the adoption of PWM signal output, higher driving frequency can be realized, and the uniformity of the brightness of each row of micro LEDs is ensured.
Referring to fig. 4, taking a 2 × 2 PWM pixel array as an example, IN1, Tri, IN2 are all provided by the second signal emitter 4, and Vsw1 and Vsw2 are provided by the first signal emitter 3, and the pattern of all signals is not changed during the whole sharing process. The signal of the second signal transmitter 4 is a time division multiplexed signal; during one operation cycle, the first 1/2 cycle provides signals for the first row and the second 1/2 cycle provides signals for the second row; the signal of the first signal emitter 3 is a switching signal; during one run period, the first 1/2 period Vsw1 is high, Vsw2 is low, and the first row is on; post 1/2 period Vsw1 is low, Vsw2 is high, and the second row is on.
The operation process comprises the following steps:
for the first 1/2 period, the second signal emitter 4 provides a level signal and a triangular wave signal for the first row, Vsw1 is high, Vsw2 is low, the gate transistors for the first row are turned on, the second row is turned off, and the pixel cells for the first row are activated. The signal is processed by the signal processing module 2 and then converted into a PWM voltage signal, the signal flows through the gating transistor on the first row which is turned on and is applied to the grid electrode of the driving transistor, the driving transistor is controlled to generate a PWM current signal, the micro LEDs on the first row are controlled to emit light, and the brightness and darkness of each micro LED are controlled by the specific voltage of IN1 and IN 2; the same applies to the post 1/2 period, where the second signal emitter 4 gives the level signal and the triangular wave signal of the second row, Vsw1 is low, and Vsw2 is high; the second row of micro LEDs is controlled to emit light in the same manner.
The number of transistors actually used in this embodiment is 28, referring to fig. 5, the number of transistors actually used in the conventional driving circuit is 52, the number of transistors in this embodiment is much smaller than that of the conventional driving circuit, and as the array scale increases, the number of transistors used in the pixel sharing method of the present invention is lower.
Claims (10)
1. The utility model provides a PWM drive circuit based on pixel shares, includes a plurality of luminescence unit (1) that are array arrangement, its characterized in that: the LED driving circuit comprises a signal processing module (2) corresponding to each column of light-emitting units (1) and used for providing PWM driving signals, wherein any one light-emitting unit (1) in each column is in signal connection with the signal processing module (2); the light-emitting unit circuit comprises a first signal emitter (3) corresponding to each row of light-emitting units (1) and used for providing a switching signal, wherein any one light-emitting unit (1) in each row is in signal connection with the first signal emitter (1).
2. The pixel-sharing-based PWM driving circuit according to claim 1, wherein: the light-emitting unit (1) comprises a gating transistor (11) for controlling a pixel switch, a driving transistor (12) for providing a current pulse signal and a micro LED (13) for displaying light emission, wherein the grid electrode of the gating transistor (11) is connected with a first signal emitter (3), the source electrode of the gating transistor (11) is connected with the grid electrode of the driving transistor (12), the source electrode of the driving transistor (12) is connected with the anode of the micro LED (13), and the cathode of the micro LED (13) is grounded.
3. The pixel-sharing-based PWM driving circuit according to claim 1, wherein: the signal processing module comprises a comparator for outputting constant voltage and a current mirror for adjusting constant current, and the current mirror is in signal connection with the comparator.
4. The pixel-sharing-based PWM driving circuit according to claim 3, wherein: the comparator comprises a differential input stage, a level conversion stage and an amplification stage;
the differential input stage comprises a first NMOS transistor M1, a second NMOS transistor M2, a third NMOS transistor M3 and a fourth NMOS transistor M4; the gates of the first NMOS transistor M1 and the second NMOS transistor M2 are connected with a gating transistor; the drains of the first NMOS transistor M1 and the second NMOS transistor M2 are respectively connected with the sources of the third NMOS transistor M3 and the fourth NMOS transistor M4; the gates of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4, and the drains of the third NMOS transistor M3 and the fourth NMOS transistor M4 are connected with a driving power supply;
the level conversion stage comprises a fifth NMOS transistor M5, wherein the gate of the fifth NMOS transistor M5 is connected with the source of a fourth NMOS transistor M4; the drain electrode of the fifth NMOS tube M5 is connected with a driving power supply;
the amplifying stage comprises a sixth NMOS transistor M6 and a seventh NMOS transistor M7, the grid electrode of the seventh NMOS transistor M7 is connected with the source electrode of the fifth NMOS transistor M5, and the drain electrode of the seventh NMOS transistor M7 is respectively connected with the source electrode of the sixth NMOS transistor M6 and the driving transistor; the gate of the sixth NMOS transistor M6 is connected to its drain, and the drain of the sixth NMOS transistor M6 is connected to the driving power supply.
5. The pixel-sharing-based PWM driving circuit according to claim 3, wherein: the current mirror comprises a current source IBAn eighth NMOS transistor M8, a ninth NMOS transistor M9, and a tenth NMOS transistor M10; the drain electrode of the eighth NMOS transistor M8 is connected to the source stages of the first NMOS transistor M1 and the second NMOS transistor, the drain electrode of the ninth NMOS transistor M9 is connected to the source stage of the fifth NMOS transistor M5, and the drain electrode of the tenth NMOS transistor M10 is connected to the current source IBIs connected to a current source IBThe other end of the first power supply is connected with a driving power supply; the grid electrode of the ninth NMOS transistor M9 and the grid electrode of the eighth NMOS transistor M8 are respectively connected with the grid electrode of a tenth NMOS transistor M10, and the grid electrode of the tenth NMOS transistor M10 is connected with the drain electrode of the tenth NMOS transistor M10; the sources of the eighth NMOS transistor M8, the ninth NMOS transistor M9 and the tenth NMOS transistor M10 are grounded.
6. The pixel-sharing-based PWM driving circuit according to claim 4, wherein: the first NMOS transistor M1, the second NMOS transistor M2, the third NMOS transistor M3, the fourth NMOS transistor M4, the fifth NMOS transistor M5, the sixth NMOS transistor M6, the seventh NMOS transistor M7, the eighth NMOS transistor M8, the ninth NMOS transistor M9, and the tenth NMOS transistor M10 are all thin film transistors.
7. The pixel-sharing-based PWM driving circuit according to claim 1, wherein: the light-emitting unit (1) comprises a first signal emitter (4) corresponding to each column of light-emitting units, and the output end of the first signal emitter (4) is connected with the grid electrode of the first NMOS tube M1 and the grid electrode of the second NMOS tube M2 of the signal processing module (2).
8. A driving method of a PWM driving circuit based on pixel sharing is characterized by comprising the following steps:
step one, providing a PWM pixel circuit based on an NMOS transistor according to any one of claims 1-7;
step two, in one operation period, the first signal emitter (3) distributes signals to the light-emitting units (1) positioned in the same row;
activating a gating transistor (11) of the light-emitting unit, and distributing the signal to a corresponding signal processing module (2) by a second signal emitter (4) of each column;
step four, the signal processing module (2) converts the received signal into a PWM voltage signal, the signal enters the driving transistor (12) after flowing through the activated gating transistor (11), and the driving transistor (12) generates a PWM current signal and controls the micro LED (13) to emit light;
and step five, distributing the signals to the light-emitting units (1) positioned on the other row by the first signal emitter (3), and repeating the step three to the step four to realize pixel driving of the micro LEDs arranged in the array.
9. The driving method of the pixel sharing based PWM driving circuit according to claim 8, wherein the specific process of the fourth step is: the differential input stage of the signal processing module (2) operates the received signal and outputs the signal to the level conversion stage, the level conversion stage converts the direct current level of the signal and outputs the signal to the amplification stage in a matching manner, and the amplification stage performs gain amplification on the circuit voltage and outputs the voltage pulse signal in a square wave form.
10. The driving method of the pixel sharing based PWM driving circuit according to claim 9, wherein the signal received by the signal processing module (2) comprises a level signal and a triangle wave signal, the level signal and the triangle wave signal are respectively transmitted to the differential input stage through the first NMOS transistor M1 and the second NMOS transistor M2, and the level signal and the triangle wave signal are provided by the second signal transmitter (4).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110959024.XA CN113674680B (en) | 2021-08-20 | 2021-08-20 | PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110959024.XA CN113674680B (en) | 2021-08-20 | 2021-08-20 | PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113674680A true CN113674680A (en) | 2021-11-19 |
| CN113674680B CN113674680B (en) | 2023-03-14 |
Family
ID=78544368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110959024.XA Active CN113674680B (en) | 2021-08-20 | 2021-08-20 | PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113674680B (en) |
Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030012302A (en) * | 2001-07-31 | 2003-02-12 | 엘지전자 주식회사 | driving circuit of current driving display element |
| CN102130659A (en) * | 2011-01-20 | 2011-07-20 | 西安理工大学 | Circuit structure for reducing input offset voltage of two-stage operational amplifier |
| KR20120095243A (en) * | 2011-02-18 | 2012-08-28 | 매그나칩 반도체 유한회사 | Pwm controlling circuit and led driver circuit having the same in |
| CN103813587A (en) * | 2014-01-22 | 2014-05-21 | 长安大学 | LED drive circuit with digital-analog hybrid dimming function |
| CN104575380A (en) * | 2014-12-31 | 2015-04-29 | 昆山工研院新型平板显示技术中心有限公司 | Pixel circuit and active matrix organic light-emitting display |
| CN104980016A (en) * | 2015-06-19 | 2015-10-14 | 西安三馀半导体有限公司 | DC-DC converter with linear over-temperature protection circuit |
| CN106469539A (en) * | 2015-08-04 | 2017-03-01 | 启耀光电股份有限公司 | Display panel and pixel circuit |
| CN107659149A (en) * | 2016-12-08 | 2018-02-02 | 深圳市华芯邦科技有限公司 | Mixed type direct current energy converting means and method |
| CN109272940A (en) * | 2018-11-15 | 2019-01-25 | 京东方科技集团股份有限公司 | Pixel-driving circuit and its driving method, display base plate |
| CN109410888A (en) * | 2018-09-14 | 2019-03-01 | 浙江大学 | A kind of transparent differential operational amplifier based on thin film transistor (TFT) |
| CN111739464A (en) * | 2020-06-22 | 2020-10-02 | 季华实验室 | Pixel driving circuit, display array and driving control method thereof |
-
2021
- 2021-08-20 CN CN202110959024.XA patent/CN113674680B/en active Active
Patent Citations (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20030012302A (en) * | 2001-07-31 | 2003-02-12 | 엘지전자 주식회사 | driving circuit of current driving display element |
| CN102130659A (en) * | 2011-01-20 | 2011-07-20 | 西安理工大学 | Circuit structure for reducing input offset voltage of two-stage operational amplifier |
| KR20120095243A (en) * | 2011-02-18 | 2012-08-28 | 매그나칩 반도체 유한회사 | Pwm controlling circuit and led driver circuit having the same in |
| CN103813587A (en) * | 2014-01-22 | 2014-05-21 | 长安大学 | LED drive circuit with digital-analog hybrid dimming function |
| CN104575380A (en) * | 2014-12-31 | 2015-04-29 | 昆山工研院新型平板显示技术中心有限公司 | Pixel circuit and active matrix organic light-emitting display |
| CN104980016A (en) * | 2015-06-19 | 2015-10-14 | 西安三馀半导体有限公司 | DC-DC converter with linear over-temperature protection circuit |
| CN106469539A (en) * | 2015-08-04 | 2017-03-01 | 启耀光电股份有限公司 | Display panel and pixel circuit |
| CN107659149A (en) * | 2016-12-08 | 2018-02-02 | 深圳市华芯邦科技有限公司 | Mixed type direct current energy converting means and method |
| CN109410888A (en) * | 2018-09-14 | 2019-03-01 | 浙江大学 | A kind of transparent differential operational amplifier based on thin film transistor (TFT) |
| CN109272940A (en) * | 2018-11-15 | 2019-01-25 | 京东方科技集团股份有限公司 | Pixel-driving circuit and its driving method, display base plate |
| CN111739464A (en) * | 2020-06-22 | 2020-10-02 | 季华实验室 | Pixel driving circuit, display array and driving control method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113674680B (en) | 2023-03-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN112927651B (en) | Pixel driving circuit, active electroluminescent display and driving method | |
| CN108627815B (en) | Unity gain buffer with 2 state | |
| CN108877671B (en) | Pixel circuit, driving method thereof and display device | |
| CN100437703C (en) | Transistor circuit, pixel circuit, display device, and drive method thereof | |
| US8742689B2 (en) | Light emitting diode driving apparatus | |
| CN111383590B (en) | Data current generation circuit, driving method, driving chip and display panel | |
| WO2017154128A1 (en) | Semiconductor light-emitting device | |
| US8547031B2 (en) | Circuit configuration and method for operating at least one first and one second LED | |
| CN110992885B (en) | Pixel driving circuit, driving method thereof and display panel | |
| JP2010135379A (en) | Led driving device and led drive controlling method | |
| CN113674680B (en) | PWM (pulse-Width modulation) driving circuit and driving method based on pixel sharing | |
| DE1944027A1 (en) | Circuit arrangement for a differential amplifier in an integrated design | |
| US20090085617A1 (en) | Ramp voltage circuit | |
| CN110570804B (en) | Driving device and driving method of display panel and display device | |
| CN219802629U (en) | Constant-voltage lamp strip multipath dimming circuit and lighting lamp | |
| CN209767872U (en) | Lamp area with controllable single lamp | |
| CN112290777A (en) | Current amplifying circuit | |
| JP6168941B2 (en) | LED lighting device | |
| KR100619412B1 (en) | Flat panel display driver | |
| CN113380182B (en) | Grid-control MOS light-emitting LED pixel driving circuit | |
| US20240185808A1 (en) | Backlight module and display device | |
| CN113674681A (en) | NMOS transistor-based PWM pixel circuit, driving method and display device | |
| CN209845367U (en) | Multi-path PWM dimming self-adaptive switching circuit for LED driving | |
| JPH10284953A (en) | Feedback amplifier circuit | |
| US20220068197A1 (en) | Display apparatus and control method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |