CN113670357B - Signal processing method and circuit - Google Patents

Signal processing method and circuit Download PDF

Info

Publication number
CN113670357B
CN113670357B CN202110889701.5A CN202110889701A CN113670357B CN 113670357 B CN113670357 B CN 113670357B CN 202110889701 A CN202110889701 A CN 202110889701A CN 113670357 B CN113670357 B CN 113670357B
Authority
CN
China
Prior art keywords
signal
direct current
correction
digital
correction amount
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110889701.5A
Other languages
Chinese (zh)
Other versions
CN113670357A (en
Inventor
胡丙龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Inovance Technology Co Ltd
Original Assignee
Shenzhen Inovance Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Inovance Technology Co Ltd filed Critical Shenzhen Inovance Technology Co Ltd
Priority to CN202110889701.5A priority Critical patent/CN113670357B/en
Publication of CN113670357A publication Critical patent/CN113670357A/en
Application granted granted Critical
Publication of CN113670357B publication Critical patent/CN113670357B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01DMEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
    • G01D18/00Testing or calibrating apparatus or arrangements provided for in groups G01D1/00 - G01D15/00

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Amplifiers (AREA)
  • Optical Communication System (AREA)

Abstract

The invention discloses a signal processing method and a circuit, and belongs to the technical field of signal processing. According to the invention, the detection signal output by the photoelectric detection equipment is obtained, the detection signal is converted into a digital signal, the digital signal is subjected to direct current correction according to a hierarchical correction control algorithm to obtain a target correction amount, and feedback is carried out according to the target correction amount, so that the closed loop signal processing of photoelectric detection is realized. The invention obtains the digital signal by digital-to-analog conversion of the detection signal output by the photoelectric detection equipment, carries out direct current correction according to the hierarchical correction control algorithm, eliminates offset errors and realizes feedback closed loop.

Description

Signal processing method and circuit
Technical Field
The present invention relates to the field of signal processing technologies, and in particular, to a signal processing method and a circuit.
Background
The method is widely applied to various fields of production and life, such as process production, scientific research and development, medical instrument inspection and the like, and particularly, a precision signal processing system has higher requirements on error-free signal processing. At present, in signal processing of a photoelectric detection system, a detection result output by photoelectric detection equipment is an analog quantity, analysis cannot be directly performed, redundant noise is easy to introduce when the detection result is conditioned, a direct current component is detected by a direct current detection unit after sampling the analog signal, but a direct current detection circuit is required to be additionally arranged, a direct current bias error after the detection circuit cannot be corrected, the direct current error cannot be corrected to zero in a steady state, and the tracking response speed of direct current detected by a direct current correction feedback method is slower.
The foregoing is provided merely for the purpose of facilitating understanding of the technical solutions of the present invention and is not intended to represent an admission that the foregoing is prior art.
Disclosure of Invention
The invention mainly aims to provide a signal processing method and a circuit, which aim to solve the technical problem of poor effects of direct current signal processing and error correction in the prior art.
To achieve the above object, the present invention provides a signal processing method comprising the steps of:
Acquiring a detection signal output by photoelectric detection equipment, and converting the detection signal into a digital signal;
Performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction amount;
And feeding back according to the target correction amount to realize the closed loop signal processing of photoelectric detection.
Optionally, the acquiring the detection signal output by the photodetection device, converting the detection signal into a digital signal, includes:
acquiring a detection signal output by photoelectric detection equipment;
Performing transimpedance amplification on the detection signal to obtain a voltage signal;
The voltage signal is converted into a digital signal.
Optionally, the converting the voltage signal into a digital signal includes:
Performing differential amplification processing on the voltage signal to obtain a differential signal;
the differential signal is converted to a digital signal.
Optionally, the step correction control algorithm performs direct current correction on the digital signal, and before obtaining the target correction amount, the step correction control algorithm includes:
filtering the digital signal to obtain a direct current residual quantity;
the step correction control algorithm is used for carrying out direct current correction on the digital signal to obtain a target correction amount, and the step correction control algorithm comprises the following steps:
and D, carrying out direct current correction on the direct current residual quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
Optionally, the performing dc correction on the dc residual amount according to the hierarchical correction control algorithm to obtain a target correction amount includes:
obtaining a calibration direct current offset correction amount and a calibration direct current signal correction amount;
And iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
Optionally, the step correction control algorithm iterates the dc residual amount, the calibration dc offset correction amount, and the calibration dc signal correction amount to obtain a target correction amount, and then further includes:
acquiring an alternating current component signal;
and carrying out signal reconstruction according to the target correction amount, the calibration direct current signal correction amount and the alternating current component signal to obtain a reconstructed signal, and realizing alternating current-direct current signal reconstruction.
In addition, in order to achieve the above object, the present invention further provides a signal processing circuit, which implements the signal processing method as described above, the signal processing circuit includes a preprocessing module and a digital signal processor that are connected to each other, where a detection signal input end of the preprocessing module is connected to a detection signal output end of the photoelectric detection device;
the preprocessing module is used for acquiring detection signals output by the photoelectric detection equipment and converting the detection signals into digital signals;
The digital signal processor is used for carrying out direct current correction on the digital signal according to the hierarchical correction control algorithm to obtain a target correction amount;
And the digital signal processor is also used for feeding back according to the target correction amount to realize the closed-loop signal processing of photoelectric detection.
Optionally, the preprocessing module includes: a first amplifier, a second amplifier, a first digital-to-analog converter, and a second digital-to-analog converter;
The detection signal input end of the first amplifier is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier is connected with the voltage signal input end of the second amplifier, the differential signal output end of the second amplifier is connected with the differential signal input end of the first digital-to-analog converter, the digital signal output end of the first digital-to-analog converter is connected with the digital signal input end of the digital signal processor, and the digital signal input end of the second digital-to-analog converter is connected with the digital signal output end of the digital signal processor.
Optionally, the digital signal processor includes: a filter and a DC corrector;
The digital signal input end of the filter is connected with the digital signal output end of the preprocessing module, the direct current residual error signal output end of the filter is connected with the direct current residual error signal input end of the direct current corrector, and the correction signal output end of the direct current corrector is connected with the correction signal input end of the preprocessing module.
Optionally, the digital signal processor further comprises: a signal reconstructor and a memory;
The alternating current component signal output end of the filter is connected with the alternating current component input end of the signal reconstructor, the direct current residual error signal output end of the direct current corrector is connected with the direct current residual error signal input end of the signal reconstructor, the correction signal output end of the direct current corrector is connected with the correction signal input end of the storage, the direct current correction signal output end of the storage is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor, and the direct current bias signal output end of the storage is respectively connected with the direct current bias signal input end of the direct current corrector.
According to the invention, the detection signal output by the photoelectric detection equipment is obtained, the detection signal is converted into a digital signal, the digital signal is subjected to direct current correction according to a hierarchical correction control algorithm to obtain a target correction amount, and feedback is carried out according to the target correction amount, so that the closed loop signal processing of photoelectric detection is realized. The invention obtains the digital signal by digital-to-analog conversion of the detection signal output by the photoelectric detection equipment, carries out direct current correction according to the hierarchical correction control algorithm, eliminates offset errors and realizes feedback closed loop.
Drawings
FIG. 1 is a flow chart of a first embodiment of a signal processing method according to the present invention;
FIG. 2 is a flow chart of a second embodiment of the signal processing method of the present invention;
FIG. 3 is a flowchart of a DC correction control algorithm according to an embodiment of the signal processing method of the present invention;
FIG. 4 is a low-pass filter baud diagram of an embodiment of a signal processing method according to the present invention;
FIG. 5 is a waveform of an AC/DC signal filtering separation time domain according to an embodiment of the signal processing method of the present invention;
fig. 6 is a circuit diagram of an embodiment of a signal processing circuit according to the present invention.
Reference numerals illustrate:
the achievement of the objects, functional features and advantages of the present invention will be further described with reference to the accompanying drawings, in conjunction with the embodiments.
Detailed Description
It should be understood that the specific embodiments described herein are for purposes of illustration only and are not intended to limit the scope of the invention.
An embodiment of the present invention provides a signal processing method, referring to fig. 1, fig. 1 is a schematic flow chart of a first embodiment of the signal processing method of the present invention.
In this embodiment, the signal processing method includes the following steps:
Step S10: and obtaining a detection signal output by the photoelectric detection equipment, and converting the detection signal into a digital signal.
It should be noted that, the signal processing method may be implemented by a signal processing circuit, the signal processing method may be applied to conditioning, sampling and reconstructing an analog signal, and the application range of the embodiment is described by a photoelectric detection system, which includes, but is not limited to, photoelectric detection application, acquiring an analog signal to be processed by other devices, and converting the analog signal into a digital signal, and also may implement the feedback closed loop signal processing provided by the embodiment.
It can be understood that in the specific implementation of signal processing, the composite analog signal after photoelectric detection and conditioning can be sampled by an analog-to-digital converter, so that the composite analog signal is converted into a digital signal through analog-to-digital conversion, wherein the detection signal is an analog signal, and can also be a current signal output by a photoelectric sensor, the analog signal comprises an alternating current component and a direct current component, and the digital signal after analog-to-digital conversion can comprise an alternating current signal, a direct current signal and a direct current offset.
Step S20: and D, carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction amount.
It is easy to understand that the hierarchical correction control algorithm can be expressed as an iterative loop process, and direct current correction is performed on the digital signal according to the hierarchical correction control algorithm, so that on one hand, the problem that noise and stability are caused by frequent adjustment of correction amount when the direct current signal quantity is changed slightly in the existing correction method can be avoided, on the other hand, the speed requirement of the correction circuit is reduced, and the influence of errors and noise of the analog-to-digital converter on a correction loop is reduced. The corrected target correction amount is composed of a direct current signal correction amount and a direct current offset correction amount.
Step S30: and feeding back according to the target correction amount to realize the closed loop signal processing of photoelectric detection.
It should be understood that the target correction amount is output to the digital-to-analog converter again for digital-to-analog conversion, so that an analog direct current signal correction amount and a direct current offset correction amount can be generated, and then differential amplification and difference are performed, so that a feedback closed loop can be realized.
According to the embodiment, the detection signal output by the photoelectric detection equipment is obtained, the detection signal is converted into a digital signal, direct current correction is carried out on the digital signal according to a hierarchical correction control algorithm, a target correction amount is obtained, feedback is carried out according to the target correction amount, and closed loop signal processing of photoelectric detection is achieved. In the embodiment, the digital signal is obtained by performing digital-to-analog conversion on the detection signal output by the photoelectric detection equipment, and the direct current correction is performed according to the hierarchical correction control algorithm, so that the offset error is eliminated, and the feedback closed loop is realized.
Referring to fig. 2, fig. 2 is a flowchart of a second embodiment of a signal processing method according to the present invention.
Based on the first embodiment, the step S10 in the signal processing method of the present embodiment includes:
step S101: acquiring a detection signal output by photoelectric detection equipment; and performing transimpedance amplification processing on the detection signal to obtain a voltage signal.
It should be understood that after the detection signal output by the photoelectric detection device is obtained, the detection signal can be amplified for the first time by the transimpedance amplifier, the current signal is amplified into a voltage signal, and an input end of the transimpedance amplifier needs to input an equivalent bias current, including offset voltage and offset current. The voltage signals output by the transimpedance amplifier comprise alternating current signal quantity, direct current signal quantity and direct current bias quantity, and the alternating current signal quantity, the direct current signal quantity and the direct current bias quantity correspond to alternating current components, direct current components and equivalent bias currents one by one respectively.
Step S102: performing differential amplification processing on the voltage signal to obtain a differential signal; the differential signal is converted to a digital signal.
It can be understood that after the first amplification treatment of the detection signal by the transimpedance amplifier, the second amplification treatment of the detection signal can be performed by the differential amplifier, and the single-ended signal is converted into the differential signal to be output. The differential signal output by the transimpedance amplifier comprises an alternating current signal quantity, a direct current offset quantity and the like which are respectively in one-to-one correspondence with the alternating current signal quantity, the direct current offset quantity and the like, and an input end of the differential amplifier is required to be input with equivalent offset voltage which comprises offset voltage, offset current, a direct current signal correction amount and a direct current offset correction amount, wherein the direct current signal correction amount is used for correcting the direct current signal quantity, and the direct current offset correction amount is used for correcting the output direct current offset quantity (corresponding to the offset of the transimpedance amplifier) of a front stage and the direct current offset quantity of a current stage.
The step S20 includes:
step S201: and filtering the digital signal to obtain the direct current residual quantity.
It should be understood that the filtering processing of the digital signal may be performed by using a filter, where the filter includes a high-pass filter and a low-pass filter, and the filtering processing of the digital signal may also be performed by using different filter structures, where the filtering processing is specifically performed by selecting the digital signal according to the application optimization parameters, where the selected filter is characterized by not introducing a phase delay, and is suitable for a precise phase detection system. A zero-phase low-pass filter is used in the photo detection to filter out the DC residual quantity from the digital signal. The signal alternating current component can be detected by a high-pass filter, and the error-free alternating current-direct current signal separation is realized by adopting a method of differencing the residual quantity filtered by the digital signal and the low-pass filter. Referring to fig. 4, fig. 4 is a baud diagram of a low-pass filter according to an embodiment of the signal processing method of the present invention, where Magnitude represents amplitude, dB represents decibel, phase represents Phase, radians represents radian, magnitude Response And Phase Response represents amplitude response and Phase response, the cut-off frequency is 100Hz, the sampling rate is 1.11MHz, and the zero-Phase filter is implemented based on the low-pass filter. Referring to fig. 5, fig. 5 shows a time domain waveform of an ac/dc signal filtering separation according to an embodiment of the signal processing method of the present invention, ac represents an ac signal, dc represents a dc signal, extracted ac represents an extracted ac signal, extracted dc represents an extracted dc signal, raw dc represents an unprocessed dc signal, and the time domain waveform is filtered according to an ac/dc composite signal, wherein the amplitude of the ac component is 0.2, and the frequency adjustment range is 0.5 MHz-1 MHz; the amplitude of the direct current signal is 0.9-1.1, the trapezoid changes slowly in a time window of 0.03s, and the alternating current and direct current signals can be effectively separated.
Step S202: obtaining a calibration direct current offset correction amount and a calibration direct current signal correction amount; and iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
It can be understood that referring to fig. 3, fig. 3 is a flowchart of a dc correction control algorithm according to an embodiment of the signal processing method of the present invention, where the dc correction amount is calculated by using a hierarchical correction control algorithm, and the dc correction amount can be implemented by introducing a programmable offset correction error limit CEb, a dc signal correction error limit CEdc, a dc signal correction step value CSdc, and a dc signal correction maximum value CUdc. The bias correction error limit, the direct current signal correction stepping value and the setting of the direct current signal correction maximum value are determined by the signal range of an actual circuit, the linear region of a device, the circuit gain and the like.
It is readily understood that in the application to conditioning, the offset first needs to be calibrated. If the method is implemented in a zero signal input state, the signal traffic volume Zac, the residual signal volume Rdc and the direct current correction quantity Cdc in the digital signal are zero values, two calibration methods can be adopted, one calibration method is to set the bias correction quantity to be a proper constant such as Cb0, collect and record the residual bias quantity Rb, the actual bias value of the circuit is Cb0+Rb, and the other calibration method is to change the bias correction quantity Cb to enable the residual bias quantity Rb to be lower than the error limit CEb, and record the Cb value at the moment to be the actual bias value of the circuit. And then, determining the calibration quantity by acquiring a characteristic change curve of the bias quantity of the conditioning circuit, wherein the bias error (including offset voltage, bias current and the like) of the circuit changes along with the nonlinearity of the environment such as temperature and the like, and a curve fitting function or a data table can be manufactured to obtain the change characteristic of the actual bias quantity after calibration relative to the temperature.
It will be appreciated that the hierarchical correction control algorithm solution includes correcting the dc offset (secondary offset) and correcting the dc signal (primary offset). The bias correction amount Zb, namely the calibration direct current bias correction amount, is set according to the characteristic change curve, the introduced bias error is controlled within the error limit CEb, and the corrected residual bias amount Rb is zero (within the error limit CEb). The correction control algorithm solves the correction amount zdc+zb and the direct current residual amount Rdc by the residual amount rdc+rb. The solving algorithm can be expressed as an iterative loop process, and the correction process in the hierarchical correction control algorithm updates the correction value of the direct current signal according to the stepping value when the residual error is smaller than the set error limit and the correction value is smaller than the set upper limit, so that on one hand, the problem that the correction value is frequently adjusted when the direct current signal quantity is slightly changed, and noise and stability are introduced in the conventional correction method can be avoided; on the other hand, the speed requirement of the correction circuit is reduced, and the influence of errors and noise of the analog-to-digital converter on the correction loop is reduced. The corrected dc signal quantity is composed of the correction amount Zdc and the residual amount Rdc, and is extracted without error (within the error limit CEdc).
After the step S30, the method includes:
Step S40: acquiring an alternating current component signal; and carrying out signal reconstruction according to the target correction amount, the calibration direct current signal correction amount and the alternating current component signal to obtain a reconstructed signal, and realizing alternating current-direct current signal reconstruction.
It will be appreciated that the signal reconstruction process needs to integrate the ac component of the signal detected by the filter, the pre-stored dc correction amount, and the dc residual amount obtained by the dc correction, and the reconstructed signal may include the ac component and the dc component. In the set correction error limit and the offset correction error limit, the direct current offset is completely removed, the offset error is zero, the alternating current component is equal to the alternating current quantity, and the alternating current component corresponds to the input analog signal alternating current component; the direct current component is equal to the sum of the correction amount and the residual amount of the direct current signal, and the direct current component is effectively separated and has no error reconstruction corresponding to the direct current component of the input analog signal.
In the embodiment, the alternating current quantity and the direct current quantity are filtered out respectively through digital filtering, the direct current quantity is the residual quantity, the filtered signals are combined with the stored correction quantity, the reconstruction of analog signals can be realized, meanwhile, the direct current quantity is divided into the primary signal quantity and the secondary offset quantity with different characteristics, the correction quantity is obtained according to a hierarchical correction control algorithm, the offset error is eliminated, the optimal linear amplification and sampling of signals are realized, the signal to noise ratio is improved, and the direct current correction and the signal reconstruction with different characteristics are realized.
In addition, an embodiment of the present invention further provides a signal processing circuit, referring to fig. 6, fig. 6 is a schematic circuit diagram of an embodiment of the signal processing circuit of the present invention, where the signal processing circuit implements the signal processing method as described above, and the signal processing circuit includes a preprocessing module 10 and a digital signal processor 20 that are connected to each other, where a detection signal input end of the preprocessing module is connected to a detection signal output end of the photoelectric detection device;
The preprocessing module 10 is configured to obtain a detection signal output by the photodetection device, and convert the detection signal into a digital signal.
It should be noted that, the signal processing method may be implemented by a signal processing circuit, the signal processing method may be applied to conditioning, sampling and reconstructing an analog signal, and the application range of the embodiment is described by a photoelectric detection system, which includes, but is not limited to, photoelectric detection application, acquiring an analog signal to be processed by other devices, and converting the analog signal into a digital signal, and also may implement the feedback closed loop signal processing provided by the embodiment.
It can be understood that, iac represents an ac component, idc represents a dc component, zac represents an ac signal, rdc represents a dc signal, rb represents a dc offset, and in a specific implementation of signal processing, the composite analog signal after photoelectric detection and conditioning can be sampled by an analog-to-digital converter, so as to be converted into a digital signal through analog-to-digital conversion, where the detected signal is an analog signal, or may be a current signal output by a photoelectric sensor, and the analog signal includes the ac component Iac and the dc component Idc, and the digital signal after analog-to-digital conversion may include the ac signal Zac, the dc signal Rdc, and the dc offset Rb.
And the digital signal processor 20 is used for carrying out direct current correction on the digital signal according to the hierarchical correction control algorithm to obtain a target correction amount.
It is easy to understand that Zdc represents the direct current signal correction amount and Zb represents the direct current offset correction amount, the hierarchical correction control algorithm can be expressed as an iterative loop process, and direct current correction is performed on the digital signal according to the hierarchical correction control algorithm, so that on one hand, the problem that noise and stability are caused by frequent adjustment of the correction amount when the direct current signal amount is slightly changed in the existing correction method can be avoided, on the other hand, the speed requirement of the correction circuit is reduced, and the error of the analog-digital converter and the influence of noise on a correction loop are reduced. The corrected target correction amount is composed of a direct current signal correction amount Zdc and a direct current bias correction amount Zb.
The digital signal processor 20 is further configured to perform feedback according to the target correction amount, so as to implement closed loop signal processing of photoelectric detection.
It should be understood that Cdc represents an analog dc signal correction amount, cb represents an analog dc offset correction amount, and the target correction amount is output to the digital-to-analog converter again for digital-to-analog conversion, so that an analog dc signal correction amount Cdc and a dc offset correction amount Cb can be generated, and then differential amplification and difference are performed, so that a feedback closed loop can be realized.
Further, in the present embodiment, the preprocessing module 10 includes: a first amplifier 1, a second amplifier 2, a first digital-to-analog converter 3 and a second digital-to-analog converter 4;
The detection signal input end of the first amplifier 1 is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier 1 is connected with the voltage signal input end of the second amplifier 2, the differential signal output end of the second amplifier 2 is connected with the differential signal input end of the first digital-to-analog converter 3, the digital signal output end of the first digital-to-analog converter 3 is connected with the digital signal input end of the digital signal processor 20, and the digital signal input end of the second digital-to-analog converter 4 is connected with the digital signal output end of the digital signal processor 20.
Note that Ab represents the first amplifier equivalent bias current, xac represents the first amplifier ac signal quantity, xdc represents the first amplifier dc signal quantity, xb represents the first amplifier dc bias quantity, yac represents the second amplifier ac signal quantity, ydc represents the second amplifier dc signal quantity, yb represents the second amplifier dc bias quantity, the first amplifier 1 may be a transimpedance amplifier, the first amplifier 1 receives an analog signal, the analog signal includes an ac component Iac and a dc component Idc, and the current signal is amplified into a voltage signal, and the voltage signal may include the first amplifier ac signal quantity Xac, the first amplifier dc signal quantity Xdc, and the first amplifier dc bias quantity Xb. The second amplifier 2 may be a differential amplifier for converting a single-ended signal into a differential signal output, and the differential signal may include a second amplifier ac signal amount Yac, a second amplifier dc signal amount Ydc, and a second amplifier dc offset amount Yb. The first digital-to-analog converter 3 may be used to convert an analog signal into a digital signal, which may include an alternating current signal Zac, a direct current signal Rdc, and a direct current offset Rb, the second digital-to-analog converter 4 may be used to convert the digital signal into an analog signal, and the second digital-to-analog converter receives a target correction amount, which may include a direct current signal correction amount Zdc and a direct current offset correction amount Zb, to output an analog direct current signal correction amount Cdc and an analog direct current offset correction amount Cb.
The digital signal processor 20 includes: a filter 5 and a dc corrector 6;
The digital signal input end of the filter 5 is connected with the digital signal output end of the preprocessing module 10, the direct current residual signal output end of the filter 5 is connected with the direct current residual signal input end of the direct current corrector 6, and the correction signal output end of the direct current corrector 6 is connected with the correction signal input end of the preprocessing module 10.
It is easy to understand that the filter 5 includes a high-pass filter and a low-pass filter, filtering processing can be implemented by different filter structures for digital signals, in particular, the selected filter is characterized by not introducing phase delay, being suitable for a precise phase discrimination system, the signal alternating current component can be detected by the high-pass filter, and error-free alternating current-direct current signal separation can be implemented by adopting a method of differencing residual amounts filtered by the digital signals and the low-pass filter. The direct current corrector is used for solving the correction amount according to the hierarchical correction control algorithm.
The digital signal processor further includes: a signal reconstructor and a memory;
The alternating current component signal output end of the filter 5 is connected with the alternating current component input end of the signal reconstructor 7, the direct current residual signal output end of the direct current corrector 6 is connected with the direct current residual signal input end of the signal reconstructor 7, the correction signal output end of the direct current corrector 6 is connected with the correction signal input end of the storage 8, the direct current correction signal output end of the storage 8 is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor 7, and the direct current bias signal output end of the storage 8 is respectively connected with the direct current bias signal input end of the direct current corrector 6.
It will be readily appreciated that Oac represents a reconstructed ac component, odc represents a reconstructed dc component, the signal reconstructor is configured to implement reconstruction of an ac-dc signal, the reconstructed ac-dc signal may include the reconstructed ac component Oac and the reconstructed dc component Odc, and the memory is configured to store a nominal dc offset correction amount (dc offset correction amount Zb in the history) and a nominal dc signal correction amount (dc signal correction amount Zdc in the history).
According to the embodiment, the detection signal output by the photoelectric detection equipment is obtained, the detection signal is converted into a digital signal, direct current correction is carried out on the digital signal according to a hierarchical correction control algorithm, a target correction amount is obtained, feedback is carried out according to the target correction amount, and closed loop signal processing of photoelectric detection is achieved. In the embodiment, the digital signal is obtained by performing digital-to-analog conversion on the detection signal output by the photoelectric detection equipment, and the direct current correction is performed according to the hierarchical correction control algorithm, so that the offset error is eliminated, and the feedback closed loop is realized.
It should be understood that the foregoing is illustrative only and is not limiting, and that in specific applications, those skilled in the art may set the invention as desired, and the invention is not limited thereto.
It should be noted that the above-described working procedure is merely illustrative, and does not limit the scope of the present invention, and in practical application, a person skilled in the art may select part or all of them according to actual needs to achieve the purpose of the embodiment, which is not limited herein.
In addition, technical details not described in detail in this embodiment may refer to the signal processing method provided in any embodiment of the present invention, and are not described herein.
Furthermore, it should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or system that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or system. Without further limitation, an element defined by the phrase "comprising one … …" does not exclude the presence of other like elements in a process, method, article, or system that comprises the element.
The foregoing embodiment numbers of the present invention are merely for the purpose of description, and do not represent the advantages or disadvantages of the embodiments.
From the above description of embodiments, it will be clear to a person skilled in the art that the above embodiment method may be implemented by means of software plus a necessary general hardware platform, but may of course also be implemented by means of hardware, but in many cases the former is a preferred embodiment. Based on such understanding, the technical solution of the present invention may be embodied essentially or in a part contributing to the prior art in the form of a software product stored in a storage medium (e.g. Read Only Memory (ROM)/RAM, magnetic disk, optical disk) and comprising several instructions for causing a terminal device (which may be a mobile phone, a computer, a server, or a network device, etc.) to perform the method according to the embodiments of the present invention.
The foregoing description is only of the preferred embodiments of the present invention, and is not intended to limit the scope of the invention, but rather is intended to cover any equivalents of the structures or equivalent processes disclosed herein or in the alternative, which may be employed directly or indirectly in other related arts.

Claims (8)

1. A signal processing method, characterized in that the signal processing method comprises;
Acquiring a detection signal output by photoelectric detection equipment, and converting the detection signal into a digital signal;
filtering the digital signal to obtain a direct current residual quantity;
Performing direct current correction on the direct current residual quantity according to a hierarchical correction control algorithm to obtain a target correction quantity;
the step correction control algorithm is used for carrying out direct current correction on the direct current residual quantity to obtain a target correction quantity, and the step correction control algorithm comprises the following steps:
obtaining a calibration direct current offset correction amount and a calibration direct current signal correction amount;
Iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity, wherein the target correction quantity consists of a direct current signal correction quantity and a direct current offset correction quantity, and the correction process comprises the following steps: updating the direct current signal correction amount according to the direct current signal correction stepping value when the direct current residual amount is smaller than a set error limit and the sum of the calibration direct current offset correction amount, the calibration direct current signal correction amount and the direct current signal correction stepping value is smaller than a set upper limit; setting a calibration direct current offset correction amount through a characteristic change curve, and correcting the calibration direct current offset correction amount through an offset error to obtain a direct current offset correction amount;
And feeding back according to the target correction amount to realize the closed loop signal processing of photoelectric detection.
2. The signal processing method according to claim 1, wherein the acquiring the detection signal output from the photodetecting device, converting the detection signal into a digital signal, includes:
acquiring a detection signal output by photoelectric detection equipment;
Performing transimpedance amplification on the detection signal to obtain a voltage signal;
The voltage signal is converted into a digital signal.
3. The signal processing method of claim 2, wherein the converting the voltage signal into a digital signal comprises:
Performing differential amplification processing on the voltage signal to obtain a differential signal;
the differential signal is converted to a digital signal.
4. The signal processing method according to claim 1, wherein the iterating the dc residual amount, the calibration dc offset correction amount, and the calibration dc signal correction amount according to the hierarchical correction control algorithm to obtain a target correction amount further comprises:
acquiring an alternating current component signal;
and carrying out signal reconstruction according to the target correction amount, the calibration direct current signal correction amount and the alternating current component signal to obtain a reconstructed signal, and realizing alternating current-direct current signal reconstruction.
5. A signal processing circuit, characterized in that the signal processing circuit implements the signal processing method according to any one of claims 1 to 4, the signal processing circuit comprises a preprocessing module and a digital signal processor which are connected with each other, wherein a detection signal input end of the preprocessing module is connected with a detection signal output end of a photoelectric detection device;
the preprocessing module is used for acquiring detection signals output by the photoelectric detection equipment and converting the detection signals into digital signals;
The digital signal processor is used for carrying out filtering processing on the digital signal to obtain a direct current residual quantity; performing direct current correction on the direct current residual quantity according to a hierarchical correction control algorithm to obtain a target correction quantity;
the digital signal processor is also used for acquiring a calibration direct current offset correction amount and a calibration direct current signal correction amount; iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity, wherein the target correction quantity consists of a direct current signal correction quantity and a direct current offset correction quantity, and the correction process comprises the following steps: updating the direct current signal correction amount according to the direct current signal correction stepping value when the direct current residual amount is smaller than a set error limit and the sum of the calibration direct current offset correction amount, the calibration direct current signal correction amount and the direct current signal correction stepping value is smaller than a set upper limit; setting a calibration direct current offset correction amount through a characteristic change curve, and correcting the calibration direct current offset correction amount through an offset error to obtain a direct current offset correction amount;
And the digital signal processor is also used for feeding back according to the target correction amount to realize the closed-loop signal processing of photoelectric detection.
6. The signal processing circuit of claim 5, wherein the preprocessing module comprises: a first amplifier, a second amplifier, a first digital-to-analog converter, and a second digital-to-analog converter;
The detection signal input end of the first amplifier is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier is connected with the voltage signal input end of the second amplifier, the differential signal output end of the second amplifier is connected with the differential signal input end of the first digital-to-analog converter, the digital signal output end of the first digital-to-analog converter is connected with the digital signal input end of the digital signal processor, and the digital signal input end of the second digital-to-analog converter is connected with the digital signal output end of the digital signal processor.
7. The signal processing circuit of claim 5, wherein the digital signal processor comprises: a filter and a DC corrector;
The digital signal input end of the filter is connected with the digital signal output end of the preprocessing module, the direct current residual error signal output end of the filter is connected with the direct current residual error signal input end of the direct current corrector, and the correction signal output end of the direct current corrector is connected with the correction signal input end of the preprocessing module.
8. The signal processing circuit of claim 7, wherein the digital signal processor further comprises: a signal reconstructor and a memory;
The alternating current component signal output end of the filter is connected with the alternating current component input end of the signal reconstructor, the direct current residual error signal output end of the direct current corrector is connected with the direct current residual error signal input end of the signal reconstructor, the correction signal output end of the direct current corrector is connected with the correction signal input end of the storage, the direct current correction signal output end of the storage is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor, and the direct current bias signal output end of the storage is respectively connected with the direct current bias signal input end of the direct current corrector.
CN202110889701.5A 2021-08-03 2021-08-03 Signal processing method and circuit Active CN113670357B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110889701.5A CN113670357B (en) 2021-08-03 2021-08-03 Signal processing method and circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110889701.5A CN113670357B (en) 2021-08-03 2021-08-03 Signal processing method and circuit

Publications (2)

Publication Number Publication Date
CN113670357A CN113670357A (en) 2021-11-19
CN113670357B true CN113670357B (en) 2024-06-21

Family

ID=78541292

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110889701.5A Active CN113670357B (en) 2021-08-03 2021-08-03 Signal processing method and circuit

Country Status (1)

Country Link
CN (1) CN113670357B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115060306B (en) * 2022-08-16 2022-11-08 北京万维盈创科技发展有限公司 Analog quantity calibration method and device and analog quantity acquisition equipment

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106160766A (en) * 2015-04-15 2016-11-23 辽宁华鼎科技股份有限公司 A kind of DC offset correction method and apparatus of zero intermediate frequency reciver

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3367226B2 (en) * 1994-10-20 2003-01-14 ソニー・プレシジョン・テクノロジー株式会社 Displacement detector
US6154158A (en) * 1998-06-30 2000-11-28 Qualcomm Incorporated Digital-to-analog converter D.C. offset correction comparing converter input and output signals
CN101943615B (en) * 2010-09-29 2012-07-11 山东大学 Temperature measuring method based on Raman light reflection
US8901996B2 (en) * 2010-11-30 2014-12-02 Infineon Technologies Ag Configurable system for cancellation of the mean value of a modulated signal
WO2012153371A1 (en) * 2011-05-12 2012-11-15 パナソニック株式会社 Delta-sigma a/d converter with dc offset correction function
US9007109B2 (en) * 2013-05-07 2015-04-14 Nvidia Corporation Automatic loop-bandwidth calibration for a digital phased-locked loop
CN108322849B (en) * 2018-01-11 2021-02-02 南京矽力微电子技术有限公司 Audio signal processor and audio signal processing method
CN110726933A (en) * 2018-07-16 2020-01-24 上海汽车集团股份有限公司 Fault diagnosis method, system and device of permanent magnet synchronous motor and readable medium
CN111211785B (en) * 2018-11-22 2023-04-07 瑞昱半导体股份有限公司 Correction method applied to digital-to-analog converter and related circuit
CN109696197B (en) * 2018-12-19 2021-07-16 博众精工科技股份有限公司 Method and device for compensating phase deviation of sine and cosine encoder

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106160766A (en) * 2015-04-15 2016-11-23 辽宁华鼎科技股份有限公司 A kind of DC offset correction method and apparatus of zero intermediate frequency reciver

Also Published As

Publication number Publication date
CN113670357A (en) 2021-11-19

Similar Documents

Publication Publication Date Title
US9246719B2 (en) High dynamic range radio architecture with enhanced image rejection
US20040063413A1 (en) Dual loop automatic gain control
US9564876B2 (en) Digital compensation for a non-linear analog receiver
US6166668A (en) Method and apparatus for providing DC offset correction and hold capability
KR101056003B1 (en) Extended Range RMS-DC Converters
CN113670357B (en) Signal processing method and circuit
US20050174274A1 (en) Method and system for mixed analog-digital automatic gain control
EP0504373A1 (en) Noise canceling photodetector preamplifier useful for computerized tomography
US9431962B2 (en) Coefficient estimation for digital IQ calibration
JPH0993059A (en) Agc equipment
CN107294534B (en) Double-channel TIADC frequency response mismatch real-time correction method for narrow-band signal sampling
US7898331B2 (en) Increasing the common mode range of a circuit
US10536159B2 (en) Method for improving feedback circuit performance
CN106888000B (en) Measuring device with ALC circuit
EP1997230A2 (en) Radio receiver
CN101155160B (en) Up-conversion mixer
US9702898B1 (en) Method and system for detecting and correcting quadrature error signals for MEMS device
KR20090085283A (en) Apparatus and method of compensating the error of analog to digital converter
CN1207846A (en) Filtering in receiver that uses log-polar signal processing
Liu et al. Design of a digital automatic gain control with backward difference transformation
US20220231675A1 (en) Readout circuit, offset voltage eliminating method, computer device, and storage medium
Dobrev et al. Software automatic gain control for common mode interference stabilization
US20100079326A1 (en) Method and Circuit for Digitizing with Improved Resolution
Dobrev et al. Open-loop Software Automatic Gain Control: Common-mode Power-line Interference Stabilization During ECG Recording
CN107250818A (en) Broadband capacitive sensing is carried out using sensing signal modulation

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant