CN113670357A - Signal processing method and circuit - Google Patents
Signal processing method and circuit Download PDFInfo
- Publication number
- CN113670357A CN113670357A CN202110889701.5A CN202110889701A CN113670357A CN 113670357 A CN113670357 A CN 113670357A CN 202110889701 A CN202110889701 A CN 202110889701A CN 113670357 A CN113670357 A CN 113670357A
- Authority
- CN
- China
- Prior art keywords
- signal
- correction
- direct current
- digital
- digital signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01D—MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE; ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVERED IN A SINGLE OTHER SUBCLASS; TARIFF METERING APPARATUS; MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
- G01D18/00—Testing or calibrating apparatus or arrangements provided for in groups G01D1/00 - G01D15/00
Abstract
The invention discloses a signal processing method and a signal processing circuit, and belongs to the technical field of signal processing. The method comprises the steps of obtaining a detection signal output by photoelectric detection equipment, converting the detection signal into a digital signal, carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value, and carrying out feedback according to the target correction value to realize closed-loop signal processing of photoelectric detection. The invention carries out digital-to-analog conversion on the detection signal output by the photoelectric detection equipment to obtain a digital signal, carries out direct current correction according to a hierarchical correction control algorithm, eliminates offset error and realizes feedback closed loop.
Description
Technical Field
The present invention relates to the field of signal processing technologies, and in particular, to a signal processing method and circuit.
Background
In various fields of production and life, such as process production, scientific and technological research and development, medical instrument inspection and the like, the information processing technology is widely applied, and particularly, the precision signal processing system has higher requirements on error-free signal processing. At present, in the signal processing of a photoelectric detection system, the detection result output by a photoelectric detection device is an analog quantity, which cannot be directly analyzed, and when the detection result is conditioned, redundant noise is easily introduced, and a feed-forward method for correcting a direct current signal is to detect a direct current component by a direct current detection unit after sampling an analog signal, but a direct current detection circuit needs to be additionally added, and a direct current offset error after the detection circuit cannot be corrected, and the direct current error cannot be corrected to zero in a steady state, and a feedback method for correcting the direct current has a slow tracking response speed for detecting the direct current.
The above is only for the purpose of assisting understanding of the technical aspects of the present invention, and does not represent an admission that the above is prior art.
Disclosure of Invention
The present invention provides a signal processing method and circuit, which aims to solve the technical problem of poor effects of dc signal processing and error correction in the prior art.
To achieve the above object, the present invention provides a signal processing method, comprising the steps of:
acquiring a detection signal output by photoelectric detection equipment, and converting the detection signal into a digital signal;
performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value;
and feeding back according to the target correction value to realize closed-loop signal processing of photoelectric detection.
Optionally, the acquiring a detection signal output by the photodetection device, and converting the detection signal into a digital signal includes:
acquiring a detection signal output by photoelectric detection equipment;
performing transimpedance amplification processing on the detection signal to obtain a voltage signal;
converting the voltage signal into a digital signal.
Optionally, the converting the voltage signal into a digital signal includes:
carrying out differential amplification processing on the voltage signal to obtain a differential signal;
converting the differential signal into a digital signal.
Optionally, before performing dc correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction amount, the method includes:
filtering the digital signal to obtain a direct current residual quantity;
the performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value includes:
and performing direct current correction on the direct current residual quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
Optionally, the performing dc correction on the dc residual amount according to a hierarchical correction control algorithm to obtain a target correction amount includes:
acquiring a calibration direct current offset correction value and a calibration direct current signal correction value;
and iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
Optionally, after the step of iterating the dc residual amount, the calibration dc offset correction amount, and the calibration dc signal correction amount according to a hierarchical correction control algorithm to obtain a target correction amount, the method further includes:
acquiring an alternating current component signal;
and performing signal reconstruction according to the target correction value, the calibration direct-current signal correction value and the alternating-current component signal to obtain a reconstructed signal, so as to realize reconstruction of the alternating-current and direct-current signals.
In addition, in order to achieve the above object, the present invention further provides a signal processing circuit, which implements the signal processing method as described above, the signal processing circuit including a preprocessing module and a digital signal processor connected to each other, wherein a detection signal input terminal of the preprocessing module is connected to a detection signal output terminal of the photodetection device;
the device comprises a preprocessing module, a signal processing module and a signal processing module, wherein the preprocessing module is used for acquiring a detection signal output by photoelectric detection equipment and converting the detection signal into a digital signal;
the digital signal processor is used for carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value;
and the digital signal processor is also used for carrying out feedback according to the target correction value and realizing closed-loop signal processing of photoelectric detection.
Optionally, the preprocessing module comprises: the digital-to-analog converter comprises a first amplifier, a second amplifier, a first digital-to-analog converter and a second digital-to-analog converter;
the detection signal input end of the first amplifier is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier is connected with the voltage signal input end of the second amplifier, the differential signal output end of the second amplifier is connected with the differential signal input end of the first digital-to-analog converter, the digital signal output end of the first digital-to-analog converter is connected with the digital signal input end of the digital signal processor, and the digital signal input end of the second digital-to-analog converter is connected with the digital signal output end of the digital signal processor.
Optionally, the digital signal processor comprises: a filter and a DC corrector;
the digital signal input end of the filter is connected with the digital signal output end of the preprocessing module, the direct-current residual error signal output end of the filter is connected with the direct-current residual error signal input end of the direct-current corrector, and the correction signal output end of the direct-current corrector is connected with the correction signal input end of the preprocessing module.
Optionally, the digital signal processor further comprises: a signal reconstructor and a memory;
the alternating current component signal output end of the filter is connected with the alternating current component input end of the signal reconstructor, the direct current residual error signal output end of the direct current corrector is connected with the direct current residual error signal input end of the signal reconstructor, the correction signal output end of the direct current corrector is connected with the correction signal input end of the storage, the direct current correction signal output end of the storage is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor, and the direct current offset signal output end of the storage is respectively connected with the direct current offset signal input end of the direct current corrector.
The method comprises the steps of obtaining a detection signal output by photoelectric detection equipment, converting the detection signal into a digital signal, carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value, and carrying out feedback according to the target correction value to realize closed-loop signal processing of photoelectric detection. The invention carries out digital-to-analog conversion on the detection signal output by the photoelectric detection equipment to obtain a digital signal, carries out direct current correction according to a hierarchical correction control algorithm, eliminates offset error and realizes feedback closed loop.
Drawings
FIG. 1 is a schematic flow chart of a signal processing method according to a first embodiment of the present invention;
FIG. 2 is a flowchart illustrating a second embodiment of a signal processing method according to the present invention;
FIG. 3 is a flow chart of a DC calibration control algorithm according to an embodiment of the signal processing method of the present invention;
FIG. 4 is a Bode diagram of a low-pass filter according to an embodiment of the signal processing method of the present invention;
FIG. 5 is a time domain waveform of AC/DC signal filtering separation according to an embodiment of the signal processing method of the present invention;
fig. 6 is a circuit diagram of a signal processing circuit according to an embodiment of the invention.
The reference numbers illustrate:
| reference numerals | Name (R) | Reference numerals | Name (R) |
| 10 | Pre-processing |
4 | Second digital-to- |
| 20 | |
5 | Filter |
| 1 | A first amplifier | 6 | DC corrector |
| 2 | A second amplifier | 7 | Signal reconstructor |
| 3 | A first digital-to- |
8 | Storage device |
The implementation, functional features and advantages of the objects of the present invention will be further explained with reference to the accompanying drawings.
Detailed Description
It should be understood that the specific embodiments described herein are merely illustrative of the invention and are not intended to limit the invention.
An embodiment of the present invention provides a signal processing method, and referring to fig. 1, fig. 1 is a schematic flow chart of a first embodiment of the signal processing method according to the present invention.
In this embodiment, the signal processing method includes the following steps:
step S10: and acquiring a detection signal output by the photoelectric detection equipment, and converting the detection signal into a digital signal.
It should be noted that the signal processing method may be implemented by a signal processing circuit, and the signal processing method may be applied to conditioning, sampling, and reconstructing an analog signal.
It can be understood that in a specific implementation of the signal processing, the analog-to-digital converter may sample the composite analog signal after the photoelectric detection and conditioning, and convert the composite analog signal into a digital signal through analog-to-digital conversion, where the detection signal is an analog signal or may be an output current signal of the photoelectric sensor, the analog signal includes an ac component and a dc component, and the digital signal after the analog-to-digital conversion may include an ac signal, a dc signal, and a dc offset.
Step S20: and carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value.
It is easy to understand that the hierarchical correction control algorithm can be expressed as an iterative loop process, and the digital signal is subjected to direct current correction according to the hierarchical correction control algorithm, so that on one hand, the problem that the existing correction method frequently adjusts the correction value when the direct current signal amount changes in a small range to introduce noise and stability can be avoided, on the other hand, the speed requirement of the correction circuit is reduced, and the influence of the error of the analog-to-digital converter and the noise on the correction loop is reduced. The corrected target correction amount is composed of a direct current signal correction amount and a direct current offset correction amount.
Step S30: and feeding back according to the target correction value to realize closed-loop signal processing of photoelectric detection.
It should be understood that the target correction amount is output to the digital-to-analog converter again for digital-to-analog conversion, and the analog dc signal correction amount and the dc offset correction amount are generated, and then are subjected to differential amplification and difference calculation, so that a feedback closed loop can be realized.
In this embodiment, a detection signal output by a photoelectric detection device is obtained, the detection signal is converted into a digital signal, the digital signal is subjected to dc correction according to a hierarchical correction control algorithm to obtain a target correction amount, and feedback is performed according to the target correction amount, so as to implement closed-loop signal processing of photoelectric detection. In the embodiment, digital-to-analog conversion is performed on the detection signal output by the photoelectric detection equipment to obtain a digital signal, and direct current correction is performed according to a hierarchical correction control algorithm to eliminate offset errors and realize feedback closed loop.
Referring to fig. 2, fig. 2 is a flowchart illustrating a signal processing method according to a second embodiment of the present invention.
Based on the first embodiment, the step S10 in the signal processing method of this embodiment includes:
step S101: acquiring a detection signal output by photoelectric detection equipment; and performing transimpedance amplification processing on the detection signal to obtain a voltage signal.
It should be understood that, after the detection signal output by the photodetection device is obtained, the detection signal may be subjected to a first amplification process by the transimpedance amplifier, and the current signal is amplified to be a voltage signal, and an equivalent bias current, including an offset voltage and an offset current, needs to be input to an input end of the transimpedance amplifier. The voltage signal output by the trans-impedance amplifier comprises an alternating current signal quantity, a direct current signal quantity and a direct current offset which are respectively in one-to-one correspondence with the alternating current component, the direct current component and the equivalent offset current.
Step S102: carrying out differential amplification processing on the voltage signal to obtain a differential signal; converting the differential signal into a digital signal.
It can be understood that after the first amplification processing is performed on the detection signal by the transimpedance amplifier, the detection signal can also be subjected to the second amplification processing by the differential amplifier, and the single-ended signal is converted into the differential signal to be output. The differential signal output by the transimpedance amplifier comprises an alternating current signal quantity, a direct current signal quantity and a direct current offset which are respectively in one-to-one correspondence with the alternating current signal quantity, the direct current offset and the like, an equivalent offset voltage is required to be input into one input end of the differential amplifier, the equivalent offset voltage comprises an offset voltage, an offset current, a direct current signal correction value and a direct current offset correction value, the direct current signal correction value is used for correcting the direct current signal quantity, and the direct current offset correction value is used for correcting a preceding stage output direct current offset (corresponding to the offset of the transimpedance amplifier) and the direct current offset of the present stage.
The step S20 includes:
step S201: and filtering the digital signal to obtain the direct current residual quantity.
It should be understood that, the filter may be used for filtering the digital signal, and the filter includes a high pass filter and a low pass filter, and the filtering of the digital signal may also be implemented by different filter structures, and the filter is selected according to the application optimization parameters in the specific implementation, and the selected filter is characterized by not introducing phase delay and is suitable for a precision phase discrimination system. A zero-phase low-pass filter is adopted in photoelectric detection and used for filtering out direct-current residual quantity from a digital signal. The signal alternating current component can be detected by a high-pass filter, and the embodiment adopts a method of calculating the difference between the digital signal and the residual quantity filtered by the low-pass filter to realize the separation of the error-free alternating current and direct current signals. Referring to fig. 4, fig. 4 is a bode diagram of a low-pass filter according to an embodiment of the signal processing method of the present invention, where magnetic represents amplitude, a unit dB represents decibel, Phase represents Phase, a unit Radians represents radian, magnetic Response And Phase Response represent amplitude Response And Phase Response, according to frequency characteristics of the low-pass filter, a cut-off frequency is 100Hz, a sampling rate is 1.11MHz, And a zero-Phase filter is implemented based on the low-pass filter. Referring to fig. 5, fig. 5 is a time domain waveform separated by filtering an ac/dc signal, ac represents an ac signal, dc represents a dc signal, extracted ac represents an extracted ac signal, extracted dc represents an extracted dc signal, and raw dc represents an unprocessed dc signal according to an embodiment of the signal processing method of the present invention, wherein the amplitude of an ac component is 0.2, and the frequency adjustment range is 0.5MHz — 1 MHz; the amplitude of the direct current signal is 0.9-1.1, and the alternating current signal and the direct current signal can be effectively separated by the gradual gradient change in a time window of 0.03 s.
Step S202: acquiring a calibration direct current offset correction value and a calibration direct current signal correction value; and iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
It can be understood that, referring to fig. 3, fig. 3 is a flowchart of a dc correction control algorithm according to an embodiment of the signal processing method of the present invention, and a step correction control algorithm is used to calculate a dc correction amount, which can be implemented by introducing a programmable offset correction error limit CEb, a dc signal correction error limit CEdc, a dc signal correction step value CSdc, and a dc signal correction maximum value CUdc. The settings of the offset correction error limit, the dc signal correction step value, and the dc signal correction maximum value are determined by the signal range of the actual circuit, the device linear region, the circuit gain, and the like.
It will be readily appreciated that in the course of application to conditioning, the offset needs to be calibrated first. If the method is implemented in a zero signal input state, at the moment, the signal alternating current amount Zac, the residual signal amount Rdc and the direct current correction amount Cdc in the digital signal are all zero values, two calibration methods can be adopted, one is to set the offset correction amount to be a proper constant such as Cb0, the residual offset amount Rb is collected and recorded, the actual offset value of the circuit is Cb0+ Rb, the other is to change the offset correction amount Cb to enable the residual offset amount Rb to be lower than the error limit CEb, and the recorded Cb value is the actual offset value of the circuit. And determining a calibration quantity by obtaining a characteristic change curve of the offset of the conditioning circuit, wherein the offset error (comprising offset voltage, offset current and the like) of the circuit changes along with the environment such as temperature and other non-linearities, and a curve fitting function can be adopted or a data table can be made to obtain the change characteristic of the calibrated actual offset related to the temperature.
It will be appreciated that the stepped correction control algorithm solution includes correcting the dc offset (secondary offset) and correcting the dc signal (primary semaphore). And setting an offset correction Zb according to a characteristic change curve, namely calibrating a direct current offset correction, controlling the introduced offset error within an error limit CEb, and enabling a residual offset Rb after correction to be zero (within the error limit CEb). The correction control algorithm solves the correction quantity ZDc + Zb and the direct current residual quantity Rdc according to the residual quantity Rdc + Rb. The solution algorithm can be expressed as an iterative loop process, and the correction process in the hierarchical correction control algorithm updates the direct current signal correction value according to the step value when the residual error exceeds a set error limit and the correction value does not exceed a set upper limit, so that the problems of noise and stability caused by frequent correction of the correction value when the direct current signal amount changes in a small range by the conventional correction method can be avoided; on the other hand, the speed requirement of the correction circuit is reduced, and the influence of the error and noise of the analog-to-digital converter on the correction loop is reduced. The corrected dc signal quantity is composed of a correction quantity Zdc and a residual quantity Rdc, and is extracted without error (within an error limit CEdc).
After the step S30, the method includes:
step S40: acquiring an alternating current component signal; and performing signal reconstruction according to the target correction value, the calibration direct-current signal correction value and the alternating-current component signal to obtain a reconstructed signal, so as to realize reconstruction of the alternating-current and direct-current signals.
It is understood that the signal reconstruction process needs to integrate the ac component of the signal detected by the filter, the pre-stored dc correction value, and the dc residual amount obtained by the dc correction, and the reconstructed signal may include the ac component and the dc component. Within the set correction error limit and the bias correction error limit, the direct current bias is completely removed, the bias error is zero, the alternating current component is equal to the alternating current quantity, and the alternating current component of the analog signal is correspondingly input; the DC component is equal to the sum of the correction amount and the residual amount of the DC signal, and is effectively separated without error reconstruction corresponding to the DC component of the input analog signal.
In the embodiment, the alternating current quantity and the direct current quantity are respectively filtered out through digital filtering, the direct current quantity is residual quantity, the filtered signals are combined with the stored correction value, the reconstruction of analog signals can be realized, meanwhile, the direct current quantity is divided into the primary signal quantity and the secondary offset quantity with different characteristics, the correction value is solved according to a hierarchical correction control algorithm, the offset error is eliminated, the optimal linear amplification and sampling of signals are realized, the signal-to-noise ratio is improved, and the direct current correction and the signal reconstruction with different characteristics are realized.
In addition, an embodiment of the present invention further provides a signal processing circuit, referring to fig. 6, fig. 6 is a circuit schematic diagram of an embodiment of the signal processing circuit according to the present invention, the signal processing circuit implements the signal processing method as described above, the signal processing circuit includes a preprocessing module 10 and a digital signal processor 20, which are connected to each other, wherein a detection signal input end of the preprocessing module is connected to a detection signal output end of the photodetection device;
the preprocessing module 10 is configured to acquire a detection signal output by the photodetection device, and convert the detection signal into a digital signal.
It should be noted that the signal processing method may be implemented by a signal processing circuit, and the signal processing method may be applied to conditioning, sampling, and reconstructing an analog signal.
It is understood that Iac represents an alternating current component, Idc represents a direct current component, Zac represents an alternating current signal, Rdc represents a direct current signal, and Rb represents a direct current offset, and in a specific implementation of the signal processing, the photo-detection-conditioned composite analog signal may be sampled by an analog-to-digital converter, and then converted into a digital signal through analog-to-digital conversion, where the detection signal is an analog signal and may also be a photo-sensor output current signal, the analog signal includes the alternating current component Iac and the direct current component Idc, and the digital signal after analog-to-digital conversion may include the alternating current signal Zac, the direct current signal Rdc, and the direct current offset Rb.
And the digital signal processor 20 is used for performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value.
It is easy to understand that Zdc represents the correction amount of the direct current signal and Zb represents the correction amount of the direct current bias, the hierarchical correction control algorithm can be expressed as an iterative loop process, and the direct current correction is performed on the digital signal according to the hierarchical correction control algorithm, so that on one hand, the problem that the correction amount is frequently adjusted when the direct current signal amount changes in a small range by the existing correction method, noise and stability are introduced can be avoided, on the other hand, the speed requirement of a correction circuit is reduced, and the influence of the error of an analog-to-digital converter and the noise on a correction loop is reduced. The corrected target correction amount is composed of a direct current signal correction amount Zdc and a direct current offset correction amount Zb.
And the digital signal processor 20 is further configured to perform feedback according to the target correction amount to implement closed-loop signal processing of photoelectric detection.
It should be understood that Cdc represents an analog dc signal correction amount, Cb represents an analog dc offset correction amount, and the target correction amount is output again to the digital-to-analog converter for digital-to-analog conversion, and the analog dc signal correction amount Cdc and the dc offset correction amount Cb may be generated, and then subjected to differential amplification and difference calculation, so that a feedback closed loop may be implemented.
Further, in this embodiment, the preprocessing module 10 includes: a first amplifier 1, a second amplifier 2, a first digital-to-analog converter 3 and a second digital-to-analog converter 4;
the detection signal input end of the first amplifier 1 is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier 1 is connected with the voltage signal input end of the second amplifier 2, the differential signal output end of the second amplifier 2 is connected with the differential signal input end of the first digital-to-analog converter 3, the digital signal output end of the first digital-to-analog converter 3 is connected with the digital signal input end of the digital signal processor 20, and the digital signal input end of the second digital-to-analog converter 4 is connected with the digital signal output end of the digital signal processor 20.
It should be noted that Ab represents a first amplifier equivalent bias current, xc represents a first amplifier ac signal amount, Xdc represents a first amplifier dc signal amount, Xb represents a first amplifier dc bias amount, Yac represents a second amplifier ac signal amount, Ydc represents a second amplifier dc signal amount, Yb represents a second amplifier dc bias amount, the first amplifier 1 may be a transimpedance amplifier, the first amplifier 1 receives an analog signal, the analog signal includes an ac component Iac and a dc component Idc for amplifying a current signal into a voltage signal, and the voltage signal may include a first amplifier ac signal amount xc, a first amplifier dc signal amount Xdc, and a first amplifier dc bias amount Xb. The second amplifier 2 may be a differential amplifier for converting the single-ended signal into a differential signal output, and the differential signal may include a second amplifier ac signal amount Yac, a second amplifier dc signal amount Ydc, and a second amplifier dc offset amount Yb. The first digital-to-analog converter 3 may be configured to convert an analog signal into a digital signal, the digital signal may include an alternating current signal Zac, a direct current signal Rdc, and a direct current offset amount Rb, the second digital-to-analog converter 4 may be configured to convert the digital signal into an analog signal, the second digital-to-analog converter receives a target correction amount, the target correction amount may include a direct current signal correction amount Zdc and a direct current offset correction amount Zb, to output an analog direct current signal correction amount Cdc and an analog direct current offset correction amount Cb.
The digital signal processor 20 includes: a filter 5 and a dc corrector 6;
the digital signal input end of the filter 5 is connected with the digital signal output end of the preprocessing module 10, the direct current residual error signal output end of the filter 5 is connected with the direct current residual error signal input end of the direct current corrector 6, and the correction signal output end of the direct current corrector 6 is connected with the correction signal input end of the preprocessing module 10.
It is easy to understand that the filter 5 includes a high-pass filter and a low-pass filter, the filtering of the digital signal can be realized by different filter structures, the selection is carried out according to the application optimization parameters in the specific realization, the selected filter is characterized in that the phase delay is not introduced, the selected filter is suitable for a precise phase discrimination system, the alternating current component of the signal can be detected by the high-pass filter, and the error-free alternating current and direct current signal separation is realized by adopting a method of calculating the error of the residual quantity filtered by the digital signal and the low-pass filter. The direct current corrector is used for solving the correction quantity according to a hierarchical correction control algorithm.
The digital signal processor further comprises: a signal reconstructor and a memory;
the alternating current component signal output end of the filter 5 is connected with the alternating current component input end of the signal reconstructor 7, the direct current residual error signal output end of the direct current corrector 6 is connected with the direct current residual error signal input end of the signal reconstructor 7, the correction signal output end of the direct current corrector 6 is connected with the correction signal input end of the storage 8, the direct current correction signal output end of the storage 8 is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor 7, and the direct current offset signal output end of the storage 8 is respectively connected with the direct current offset signal input end of the direct current corrector 6.
It will be readily appreciated that the oca represents the reconstructed ac component and Odc represents the reconstructed dc component, that the signal reconstructor is configured to perform reconstruction of the ac/dc signal, that the reconstructed ac/dc signal may comprise the reconstructed ac component aac and the reconstructed dc component Odc, and that the memory is configured to store the calibrated dc offset correction (dc offset correction Zb in the historical data) and the calibrated dc signal correction (dc signal correction Zdc in the historical data).
In this embodiment, a detection signal output by a photoelectric detection device is obtained, the detection signal is converted into a digital signal, the digital signal is subjected to dc correction according to a hierarchical correction control algorithm to obtain a target correction amount, and feedback is performed according to the target correction amount, so as to implement closed-loop signal processing of photoelectric detection. In the embodiment, digital-to-analog conversion is performed on the detection signal output by the photoelectric detection equipment to obtain a digital signal, and direct current correction is performed according to a hierarchical correction control algorithm to eliminate offset errors and realize feedback closed loop.
It should be understood that the above is only an example, and the technical solution of the present invention is not limited in any way, and in a specific application, a person skilled in the art may set the technical solution as needed, and the present invention is not limited thereto.
It should be noted that the above-described work flows are only exemplary, and do not limit the scope of the present invention, and in practical applications, a person skilled in the art may select some or all of them to achieve the purpose of the solution of the embodiment according to actual needs, and the present invention is not limited herein.
In addition, the technical details that are not described in detail in this embodiment may refer to the signal processing method provided in any embodiment of the present invention, and are not described herein again.
Further, it is to be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or system that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or system. Without further limitation, an element defined by the phrase "comprising an … …" does not exclude the presence of other like elements in a process, method, article, or system that comprises the element.
The above-mentioned serial numbers of the embodiments of the present invention are merely for description and do not represent the merits of the embodiments.
Through the above description of the embodiments, those skilled in the art will clearly understand that the method of the above embodiments can be implemented by software plus a necessary general hardware platform, and certainly can also be implemented by hardware, but in many cases, the former is a better implementation manner. Based on such understanding, the technical solution of the present invention or portions thereof that contribute to the prior art may be embodied in the form of a software product, where the computer software product is stored in a storage medium (e.g. Read Only Memory (ROM)/RAM, magnetic disk, optical disk), and includes several instructions for enabling a terminal device (e.g. a mobile phone, a computer, a server, or a network device) to execute the method according to the embodiments of the present invention.
The above description is only a preferred embodiment of the present invention, and not intended to limit the scope of the present invention, and all modifications of equivalent structures and equivalent processes, which are made by using the contents of the present specification and the accompanying drawings, or directly or indirectly applied to other related technical fields, are included in the scope of the present invention.
Claims (10)
1. A signal processing method, characterized in that the signal processing method comprises;
acquiring a detection signal output by photoelectric detection equipment, and converting the detection signal into a digital signal;
performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value;
and feeding back according to the target correction value to realize closed-loop signal processing of photoelectric detection.
2. The signal processing method of claim 1, wherein the acquiring a detection signal output by a photodetection device, and converting the detection signal into a digital signal, comprises:
acquiring a detection signal output by photoelectric detection equipment;
performing transimpedance amplification processing on the detection signal to obtain a voltage signal;
converting the voltage signal into a digital signal.
3. The signal processing method of claim 2, wherein said converting the voltage signal to a digital signal comprises:
carrying out differential amplification processing on the voltage signal to obtain a differential signal;
converting the differential signal into a digital signal.
4. The signal processing method of claim 1, wherein said dc correcting said digital signal according to a hierarchical correction control algorithm before obtaining a target correction amount comprises:
filtering the digital signal to obtain a direct current residual quantity;
the performing direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value includes:
and performing direct current correction on the direct current residual quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
5. The signal processing method of claim 4, wherein said dc-correcting the amount of dc residue according to a hierarchical correction control algorithm to obtain a target correction amount comprises:
acquiring a calibration direct current offset correction value and a calibration direct current signal correction value;
and iterating the direct current residual quantity, the calibration direct current offset correction quantity and the calibration direct current signal correction quantity according to a hierarchical correction control algorithm to obtain a target correction quantity.
6. The signal processing method of claim 5, wherein after iterating the dc residual amount, the calibrated dc offset correction amount, and the calibrated dc signal correction amount according to a hierarchical correction control algorithm to obtain a target correction amount, further comprising:
acquiring an alternating current component signal;
and performing signal reconstruction according to the target correction value, the calibration direct-current signal correction value and the alternating-current component signal to obtain a reconstructed signal, so as to realize reconstruction of the alternating-current and direct-current signals.
7. A signal processing circuit, characterized in that the signal processing circuit implements the signal processing method according to any one of claims 1 to 6, and the signal processing circuit comprises a preprocessing module and a digital signal processor which are connected with each other, wherein a detection signal input terminal of the preprocessing module is connected with a detection signal output terminal of a photoelectric detection device;
the device comprises a preprocessing module, a signal processing module and a signal processing module, wherein the preprocessing module is used for acquiring a detection signal output by photoelectric detection equipment and converting the detection signal into a digital signal;
the digital signal processor is used for carrying out direct current correction on the digital signal according to a hierarchical correction control algorithm to obtain a target correction value;
and the digital signal processor is also used for carrying out feedback according to the target correction value and realizing closed-loop signal processing of photoelectric detection.
8. The signal processing circuit of claim 7, wherein the pre-processing module comprises: the digital-to-analog converter comprises a first amplifier, a second amplifier, a first digital-to-analog converter and a second digital-to-analog converter;
the detection signal input end of the first amplifier is connected with the detection signal output end of the photoelectric detection device, the voltage signal output end of the first amplifier is connected with the voltage signal input end of the second amplifier, the differential signal output end of the second amplifier is connected with the differential signal input end of the first digital-to-analog converter, the digital signal output end of the first digital-to-analog converter is connected with the digital signal input end of the digital signal processor, and the digital signal input end of the second digital-to-analog converter is connected with the digital signal output end of the digital signal processor.
9. The signal processing circuit of claim 7, wherein the digital signal processor comprises: a filter and a DC corrector;
the digital signal input end of the filter is connected with the digital signal output end of the preprocessing module, the direct-current residual error signal output end of the filter is connected with the direct-current residual error signal input end of the direct-current corrector, and the correction signal output end of the direct-current corrector is connected with the correction signal input end of the preprocessing module.
10. The signal processing circuit of claim 9, wherein the digital signal processor further comprises: a signal reconstructor and a memory;
the alternating current component signal output end of the filter is connected with the alternating current component input end of the signal reconstructor, the direct current residual error signal output end of the direct current corrector is connected with the direct current residual error signal input end of the signal reconstructor, the correction signal output end of the direct current corrector is connected with the correction signal input end of the storage, the direct current correction signal output end of the storage is respectively connected with the direct current correction signal input end of the direct current corrector and the direct current correction signal input end of the signal reconstructor, and the direct current offset signal output end of the storage is respectively connected with the direct current offset signal input end of the direct current corrector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110889701.5A CN113670357A (en) | 2021-08-03 | 2021-08-03 | Signal processing method and circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110889701.5A CN113670357A (en) | 2021-08-03 | 2021-08-03 | Signal processing method and circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113670357A true CN113670357A (en) | 2021-11-19 |
Family
ID=78541292
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110889701.5A Pending CN113670357A (en) | 2021-08-03 | 2021-08-03 | Signal processing method and circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113670357A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115060306A (en) * | 2022-08-16 | 2022-09-16 | 北京万维盈创科技发展有限公司 | Analog quantity calibration method and device and analog quantity acquisition equipment |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08122097A (en) * | 1994-10-20 | 1996-05-17 | Sony Magnescale Inc | Displacement amount detector |
| US6154158A (en) * | 1998-06-30 | 2000-11-28 | Qualcomm Incorporated | Digital-to-analog converter D.C. offset correction comparing converter input and output signals |
| WO2012153371A1 (en) * | 2011-05-12 | 2012-11-15 | パナソニック株式会社 | Delta-sigma a/d converter with dc offset correction function |
| CN106160766A (en) * | 2015-04-15 | 2016-11-23 | 辽宁华鼎科技股份有限公司 | A kind of DC offset correction method and apparatus of zero intermediate frequency reciver |
| CN108322849A (en) * | 2018-01-11 | 2018-07-24 | 矽力杰半导体技术(杭州)有限公司 | Audio signal processor and acoustic signal processing method |
| CN109696197A (en) * | 2018-12-19 | 2019-04-30 | 博众精工科技股份有限公司 | The compensation method of sine and cosine encoder phase deviation and device |
| CN110726933A (en) * | 2018-07-16 | 2020-01-24 | 上海汽车集团股份有限公司 | Fault diagnosis method, system and device of permanent magnet synchronous motor and readable medium |
| CN111211785A (en) * | 2018-11-22 | 2020-05-29 | 瑞昱半导体股份有限公司 | Correction method applied to digital-to-analog converter and related circuit |
-
2021
- 2021-08-03 CN CN202110889701.5A patent/CN113670357A/en active Pending
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH08122097A (en) * | 1994-10-20 | 1996-05-17 | Sony Magnescale Inc | Displacement amount detector |
| US6154158A (en) * | 1998-06-30 | 2000-11-28 | Qualcomm Incorporated | Digital-to-analog converter D.C. offset correction comparing converter input and output signals |
| CN1307749A (en) * | 1998-06-30 | 2001-08-08 | 夸尔柯姆股份有限公司 | Method and apparatus for d.c. offset carrection in digital-to-analog converters |
| WO2012153371A1 (en) * | 2011-05-12 | 2012-11-15 | パナソニック株式会社 | Delta-sigma a/d converter with dc offset correction function |
| CN106160766A (en) * | 2015-04-15 | 2016-11-23 | 辽宁华鼎科技股份有限公司 | A kind of DC offset correction method and apparatus of zero intermediate frequency reciver |
| CN108322849A (en) * | 2018-01-11 | 2018-07-24 | 矽力杰半导体技术(杭州)有限公司 | Audio signal processor and acoustic signal processing method |
| CN110726933A (en) * | 2018-07-16 | 2020-01-24 | 上海汽车集团股份有限公司 | Fault diagnosis method, system and device of permanent magnet synchronous motor and readable medium |
| CN111211785A (en) * | 2018-11-22 | 2020-05-29 | 瑞昱半导体股份有限公司 | Correction method applied to digital-to-analog converter and related circuit |
| CN109696197A (en) * | 2018-12-19 | 2019-04-30 | 博众精工科技股份有限公司 | The compensation method of sine and cosine encoder phase deviation and device |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115060306A (en) * | 2022-08-16 | 2022-09-16 | 北京万维盈创科技发展有限公司 | Analog quantity calibration method and device and analog quantity acquisition equipment |
| CN115060306B (en) * | 2022-08-16 | 2022-11-08 | 北京万维盈创科技发展有限公司 | Analog quantity calibration method and device and analog quantity acquisition equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9564876B2 (en) | Digital compensation for a non-linear analog receiver | |
| KR101056003B1 (en) | Extended Range RMS-DC Converters | |
| US8937509B2 (en) | Multi-channel biopotential signal acquisition systems | |
| US7218258B2 (en) | Method and system for mixed analog-digital automatic gain control | |
| US6166668A (en) | Method and apparatus for providing DC offset correction and hold capability | |
| JPH11205249A (en) | Bias voltage control circuit for avalanche photo diode and its adjustment method | |
| EP0504373A1 (en) | Noise canceling photodetector preamplifier useful for computerized tomography | |
| JP2009522936A (en) | DC offset correction for high gain complex filters | |
| TW200804832A (en) | RF power sensor with chopping amplifier | |
| CN101019314A (en) | RF power sensing circuit | |
| CN204578469U (en) | The T-shaped network automatic growth control pre-amplification circuit of photodiode | |
| US9431962B2 (en) | Coefficient estimation for digital IQ calibration | |
| CN113670357A (en) | Signal processing method and circuit | |
| CN106841731A (en) | A kind of oscillograph front-end processing circuit for improving DC precision | |
| CN1700603B (en) | Apparatus and method for digitalizing analog signal | |
| US20020053935A1 (en) | Nonlinearity compensation circuit and method, control circuit and method for nonlinearity compensation circuit and recording and/ or playback apparatus employing the same | |
| CN106888000B (en) | Measuring device with ALC circuit | |
| EP3451531A1 (en) | Method for improving feedback circuit performance | |
| JP4769583B2 (en) | Distortion compensation amplifier | |
| CN218006205U (en) | Optical acquisition amplifying circuit and device | |
| US9702898B1 (en) | Method and system for detecting and correcting quadrature error signals for MEMS device | |
| CN108833790B (en) | Acquisition circuit, method and device for analog signals | |
| KR101657153B1 (en) | A wide range current-to-voltage module for radiation measurement | |
| KR20090085283A (en) | Apparatus and method of compensating the error of analog to digital converter | |
| CN102594276A (en) | Gain calibration system for instrument amplifier and gain calibration method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination |