CN113641123A - PCIE card standby power supply system and circuit adaptive to multiple types of hosts - Google Patents
PCIE card standby power supply system and circuit adaptive to multiple types of hosts Download PDFInfo
- Publication number
- CN113641123A CN113641123A CN202110902550.2A CN202110902550A CN113641123A CN 113641123 A CN113641123 A CN 113641123A CN 202110902550 A CN202110902550 A CN 202110902550A CN 113641123 A CN113641123 A CN 113641123A
- Authority
- CN
- China
- Prior art keywords
- power supply
- switching power
- pin
- chip
- supply chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000003044 adaptive effect Effects 0.000 title abstract description 6
- 239000003990 capacitor Substances 0.000 claims description 12
- 230000006870 function Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25257—Microcontroller
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Power Sources (AREA)
Abstract
The invention provides a PCIE card standby power supply system and a circuit adaptive to multiple types of hosts, wherein the power supply system comprises a PCIe card, the PCIe card comprises a connector and a rear-stage chip, the rear-stage chip is connected with the hosts through the connector, the PCIe card also comprises a first switching power supply chip and a second switching power supply chip, the connector is electrically connected with the first switching power supply chip and the second switching power supply chip respectively, and the first switching power supply chip and the second switching power supply chip are electrically connected with the rear-stage chip. The invention can automatically switch the power supply mode according to the power supply condition of the host, and when the optional power supply is not provided, the PCIE card can automatically adapt, thereby ensuring the normal hardware function.
Description
Technical Field
The invention belongs to the technical field of PCIE cards, and particularly relates to a PCIE card standby power supply system and a circuit adaptive to multiple types of hosts.
Background
As network devices have increased bandwidth, flexibility and performance requirements, the PCIe standard has emerged. Since 2001 became known, PCIe has been rapidly developed and widely used in various network devices, and a PCIe card (PCI Express card) is one of the main devices and is used as an expansion port in a motherboard-level connection. Specifically, the PCIe-based expansion card can be inserted into PCIe slots in the main boards of devices such as a host, a server, and a network switch, and most computer main boards today have dedicated PCIe slots corresponding to the PCIe card.
The PCIe specification has well-defined signals and pins for the PCIe interface, but the requirements for signals and power are divided into two types, which are necessary and optional, i.e., only the host has to provide +12V and +3.3V power, and the 3.3V _ AUX power is optional. Therefore, different power supply modes may be encountered when the same PCIe card is adapted among different hosts.
In order to avoid the uncertainty of the selectable power supply, a general design actively avoids using an AUX power supply and selects a +3.3V power supply or a +12V power supply for power supply scheme design. However, the +3.3V power supply is a main power supply, and is powered on only when the host normally works, and the 3.3V _ AUX is a standby power supply, namely is powered on when the host is shut down; supposing that the PCIe card supplies power to the EEPROM of the PCIe card by using 3.3_ AUX in a server application scene, the server BMC can acquire FRU information of the PCIe card under a standby condition; if the +3.3V power supply is used, the BMC cannot enumerate the equipment information of the PCIe card under the standby condition, and cannot perform layout management in advance. Therefore, the 3.3V _ AUX power supply is avoided to be selected for relevant design, and partial system functions cannot be realized.
Disclosure of Invention
The present invention is directed to solve the above technical problems, and provides a PCIE card standby power supply system and circuit adapted to multiple types of hosts.
In order to achieve the purpose, the invention adopts the following technical scheme:
a PCIe card standby power supply system adaptive to a plurality of types of hosts comprises a PCIe card, wherein the PCIe card comprises a connector and a rear-stage chip, the rear-stage chip is connected with the hosts through the connector, the PCIe card also comprises a first switching power supply chip and a second switching power supply chip, the connector is electrically connected with the first switching power supply chip and the second switching power supply chip respectively, and the first switching power supply chip and the second switching power supply chip are electrically connected with the rear-stage chip; when the host provides a 3.3V _ AUX power supply, the 3.3V _ AUX power supply enables the first switching power supply chip to directly supply power to the rear-stage chip; meanwhile, the 3.3V _ AUX power supply closes the second switching power supply chip and cuts off the power supply path of the 3.3V power supply; when the host does not provide a 3.3V _ AUX power supply, the first switching power supply chip cannot be automatically turned on, and the control on the second switching power supply chip fails, at the moment, the second switching power supply chip is completely controlled and enabled by the 3.3V power supply, and the rear-stage chip supplies power through the 3.3V power supply.
Preferably, the rear-stage chip comprises a memory EEPROM and a logic device, the first switching power supply chip and the second switching power supply chip are both electrically connected to the memory EEPROM, and the first switching power supply chip and the second switching power supply chip are both electrically connected to the logic device.
Preferably, the first switching power supply chip and the second switching power supply chip are both of model number TPS 2553.
The invention also provides a PCIe card standby power supply circuit adaptive to the multi-type host, which comprises a connector, a first switching power supply chip U57, a second switching power supply chip U58, resistors R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, capacitors C1, C2, C3, C4 and a triode Q9, wherein the first switching power supply chip and the second switching power supply chip respectively comprise an input pin IN, a grounding pin GND, an enable pin EN, an output pin OUT, a current limit threshold adjustment pin ILIM and a fault indication pin FLAG, and the connector comprises a 3.3V power supply pin and a 3.3V _ AUX power supply pin; the 3.3V _ AUX power supply pin is connected with a capacitor C2 in series and then grounded, the 3.3V _ AUX power supply pin is connected with a resistor R8 in series and then connected with an enable pin EN of a first switching power supply chip U57, the ground pin GND of the first switching power supply chip U57 is grounded, the ground pin GND of the first switching power supply chip U57 is connected with the resistor R10 in series and then is connected with the enable pin EN of the first switching power supply chip U57, the 3.3V _ AUX power pin is connected to an input pin IN of the first switching power supply chip U57, an output pin OUT of the first switching power supply chip U57 is connected with a rear-stage chip, a current limiting threshold adjusting pin ILIM of the first switching power supply chip U57 is connected with a resistor R2 in series and then grounded, a fault indication pin FLAG non-series resistor R3 of the first switching power supply chip U57 is connected with a 3.3V _ AUX power supply pin at the back, and two ends of capacitors C3, C4 and a resistor R11 which are connected in parallel are respectively connected with an output pin OUT of the first switching power supply chip U57 and grounded; the 3.3V power supply pin is grounded after being connected with a capacitor C1 IN series, the 3.3V power supply pin is connected with a resistor R7 IN series and then connected with an enable pin EN of a second switching power supply chip U56, a ground pin GND of the second switching power supply chip U56 is grounded, a ground pin GND series resistor R9 of the second switching power supply chip U56 is connected with an enable pin EN of a second switching power supply chip U56 IN series, the 3.3V power supply pin is connected with an input pin IN of the second switching power supply chip U56, an output pin OUT of the second switching power supply chip U56 is connected with a rear-stage chip, a current limit threshold adjustment pin ILIM series resistor R4 of the second switching power supply chip U56 is grounded after being connected with the current limit threshold adjustment pin ILIM series resistor R4, and a fault indication pin FLAG non-series resistor R5 of the second switching power supply chip U56 is connected with a 3.3V power supply pin after being connected with the fault indication pin FLAG; the base of triode Q9 is connected behind 3.3V _ AUX power supply series resistance R1, ground connection behind triode Q9's the base series resistance R6, triode Q9's collecting electrode is connected the enable pin EN of second switching power supply chip U56, triode Q9's emitter ground connection.
Preferably, the first switching power supply chip U57 and the second switching power supply chip U56 of the circuit are both TPS 2553.
Preferably, the transistor Q9 has a model BC847a 215.
After the technical scheme is adopted, the invention has the following advantages:
the PCIe card standby power supply system and the circuit adapting to the multiple types of hosts can automatically switch power supply forms according to the power supply condition of the hosts, and when an optional power supply is not provided, the PCIe card can automatically adapt, so that the normal hardware function is ensured.
Drawings
FIG. 1 is a schematic diagram of a PCIe standby power supply system adapted to multiple types of hosts;
fig. 2 is a circuit diagram of a PCIe card standby power supply circuit adapted to multiple types of hosts.
Detailed Description
The present invention will be described in further detail with reference to the following drawings and specific examples.
As shown in fig. 1, a PCIe card standby power supply system that adapts to multiple types of hosts includes a PCIe card, the PCIe card includes a connector and a back-stage chip, the back-stage chip passes through the connector to connect the host, the PCIe card further includes a first switching power supply chip and a second switching power supply chip, the connector with the first switching power supply chip and the second switching power supply chip are electrically connected respectively, the first switching power supply chip and the second switching power supply chip all with the back-stage chip is electrically connected.
When the host provides a 3.3V _ AUX power supply, the 3.3V _ AUX power supply enables the first switching power supply chip to directly supply power to the rear-stage chip; meanwhile, the 3.3V _ AUX power supply closes the second switching power supply chip and cuts off the power supply path of the 3.3V power supply; when the host does not provide a 3.3V _ AUX power supply, the first switching power supply chip cannot be automatically turned on, and the control on the second switching power supply chip fails, at the moment, the second switching power supply chip is completely controlled and enabled by the 3.3V power supply, and the rear-stage chip supplies power through the 3.3V power supply.
The rear-stage chip comprises a memory EEPROM and a logic device, the first switching power supply chip and the second switching power supply chip are electrically connected with the memory EEPROM, and the first switching power supply chip and the second switching power supply chip are electrically connected with the logic device.
The connector is used for providing a path of a signal and a power supply, and a golden finger connector is adopted in the embodiment. The first switching power supply chip and the second switching power supply chip can control the on and off of the power supply by using the enable pins and have the current-limiting protection capability. The memory EEPROM is mainly used for storing the production and manufacturing information of the single board and the like, and the BMC simultaneously accesses the information for adaptation and management. The logic device is a CPLD or MCU and other logic devices used for time sequence management and on-board information management.
As shown IN fig. 2, the present invention further provides a PCIe card standby power supply circuit adapted to multiple types of hosts, including a connector, a first switching power supply chip U57, a second switching power supply chip U58, resistors R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, capacitors C1, C2, C3, C4, and a triode Q9, where the first switching power supply chip and the second switching power supply chip each include an input pin IN, a ground pin GND, an enable pin EN, an output pin OUT, a current limit threshold adjustment ILIM, and a fault indication pin FLAG, and the connector includes a 3.3V power supply pin and a 3.3V _ AUX power supply pin.
The 3.3V _ AUX power supply pin is connected with a capacitor C2 in series and then grounded, the 3.3V _ AUX power supply pin is connected with a resistor R8 in series and then connected with an enable pin EN of a first switching power supply chip U57, the ground pin GND of the first switching power supply chip U57 is grounded, the ground pin GND of the first switching power supply chip U57 is connected with the resistor R10 in series and then is connected with the enable pin EN of the first switching power supply chip U57, the 3.3V _ AUX power pin is connected to an input pin IN of the first switching power supply chip U57, an output pin OUT of the first switching power supply chip U57 is connected with a rear-stage chip, a current limiting threshold adjusting pin ILIM of the first switching power supply chip U57 is connected with a resistor R2 in series and then grounded, and a fault indication pin FLAG non-series resistor R3 of the first switching power supply chip U57 is connected with a 3.3V _ AUX power supply pin at the back, and two ends of capacitors C3, C4 and a resistor R11 which are connected in parallel are respectively connected with an output pin OUT of the first switching power supply chip U57 and grounded.
The 3.3V power pin is grounded after being connected with a capacitor C1 IN series, the 3.3V power pin is connected with a resistor R7 IN series and then connected with an enable pin EN of a second switching power chip U56, a ground pin GND of the second switching power chip U56 is grounded, a ground pin GND series resistor R9 of the second switching power chip U56 is connected with an enable pin EN of a second switching power chip U56, the 3.3V power pin is connected with an input pin IN of the second switching power chip U56, an output pin OUT of the second switching power chip U56 is connected with a rear-stage chip, a current limit threshold adjustment pin ILIM series resistor R4 of the second switching power chip U56 is grounded after being connected with the current limit threshold adjustment pin ILIM series resistor R4, and a fault indication pin FLAG non-series resistor R5 of the second switching power chip U56 is connected with a 3.3V power pin after being connected with the fault indication pin FLAG.
The base of triode Q9 is connected behind 3.3V _ AUX power supply series resistance R1, ground connection behind triode Q9's the base series resistance R6, triode Q9's collecting electrode is connected the enable pin EN of second switching power supply chip U56, triode Q9's emitter ground connection.
Because the power supply current of the circuit is only 375mA, a common adjustable current-limiting power supply switch TPS2553 can be selected as a switch power supply chip of a power supply combination in a hardware scheme, namely, the models of a first switch power supply chip U57 and a second switch power supply chip U56 of the circuit are both TPS 2553.
The transistor Q9 is of type BC847a 215. It should be understood that the PNP transistor Q9 in this embodiment may also be replaced by an NMOS, and the function of the transistor is to implement the inverting control of the enable signal.
If the host provides 3.3V _ AUX power, the first switching power supply chip U57 is enabled to be conducted, the enable pin EN of the first switching power supply chip U57 is connected with 1K pull-up and 10K pull-down, the first switching power supply chip U57 can be enabled by resistance voltage division during power OK to supply power for a rear-stage chip, meanwhile, the triode Q9 works in a saturation region, the output of a collector is grounded, the enable pin EN of the second switching power supply chip U56 is forced to be pulled down, and the second switching power supply chip U56 is turned off.
If the host does not provide 3.3V _ AUX power, the enabling pin EN of the first switching power supply chip U57 is pulled down by default 10K, the first switching power supply chip U57 is turned off, meanwhile, the triode Q9 works in a cut-off region, the collector outputs high resistance, the 3.3V power supply OK, the enabling pin EN of the second switching power supply chip U56 is pulled up and conducted, the enabling pin EN of the second switching power supply chip U56 is connected with 10K pull-up and 100K pull-down, and the resistance voltage division can enable the second switching power supply chip U56 when the power supply OK is achieved, so that power is supplied to a rear-stage chip.
The PCIe card standby power supply system and the circuit adapting to the multiple types of hosts can automatically switch power supply forms according to the power supply condition of the hosts, and when an optional power supply is not provided, the PCIe card can automatically adapt, so that the normal hardware function is ensured.
Other embodiments of the present invention than the preferred embodiments described above will be apparent to those skilled in the art from the present invention, and various changes and modifications can be made therein without departing from the spirit of the present invention as defined in the appended claims.
Claims (6)
1. The PCIe card standby power supply system is characterized by further comprising a first switching power supply chip and a second switching power supply chip, wherein the connector is electrically connected with the first switching power supply chip and the second switching power supply chip respectively, and the first switching power supply chip and the second switching power supply chip are electrically connected with the rear-stage chip; when the host provides a 3.3V _ AUX power supply, the 3.3V _ AUX power supply enables the first switching power supply chip to directly supply power to the rear-stage chip; meanwhile, the 3.3V _ AUX power supply closes the second switching power supply chip and cuts off the power supply path of the 3.3V power supply; when the host does not provide a 3.3V _ AUX power supply, the first switching power supply chip cannot be automatically turned on, and the control on the second switching power supply chip fails, at the moment, the second switching power supply chip is completely controlled and enabled by the 3.3V power supply, and the rear-stage chip supplies power through the 3.3V power supply.
2. The PCIe card standby power supply system of claim 1, wherein the back-stage chip comprises a memory EEPROM and a logic device, the first and second switching power chips are electrically connected to the memory EEPROM, and the first and second switching power chips are electrically connected to the logic device.
3. The PCIe standby power supply system adapting to multiple types of hosts according to claim 1, wherein the first switching power supply chip and the second switching power supply chip are both TPS2553 in model number.
4. The PCIe standby power supply circuit is characterized by comprising a connector, a first switching power supply chip U57, a second switching power supply chip U58, resistors R1, R2, R3, R4, R5, R6, R7, R8, R9, R10, R11, capacitors C1, C2, C3, C4 and a triode Q9, wherein the first switching power supply chip and the second switching power supply chip respectively comprise an input pin IN, a grounding pin GND, an enable pin EN, an output pin OUT, a current limit adjusting pin ILIM and a fault indication threshold pin FLAG, and the connector comprises a 3.3V power supply pin and a 3.3V _ AUX power supply pin;
the 3.3V _ AUX power supply pin is connected with a capacitor C2 in series and then grounded, the 3.3V _ AUX power supply pin is connected with a resistor R8 in series and then connected with an enable pin EN of a first switching power supply chip U57, the ground pin GND of the first switching power supply chip U57 is grounded, the ground pin GND of the first switching power supply chip U57 is connected with the resistor R10 in series and then is connected with the enable pin EN of the first switching power supply chip U57, the 3.3V _ AUX power pin is connected to an input pin IN of the first switching power supply chip U57, an output pin OUT of the first switching power supply chip U57 is connected with a rear-stage chip, a current limiting threshold adjusting pin ILIM of the first switching power supply chip U57 is connected with a resistor R2 in series and then grounded, a fault indication pin FLAG non-series resistor R3 of the first switching power supply chip U57 is connected with a 3.3V _ AUX power supply pin at the back, and two ends of capacitors C3, C4 and a resistor R11 which are connected in parallel are respectively connected with an output pin OUT of the first switching power supply chip U57 and grounded;
the 3.3V power supply pin is grounded after being connected with a capacitor C1 IN series, the 3.3V power supply pin is connected with a resistor R7 IN series and then connected with an enable pin EN of a second switching power supply chip U56, a ground pin GND of the second switching power supply chip U56 is grounded, a ground pin GND series resistor R9 of the second switching power supply chip U56 is connected with an enable pin EN of a second switching power supply chip U56 IN series, the 3.3V power supply pin is connected with an input pin IN of the second switching power supply chip U56, an output pin OUT of the second switching power supply chip U56 is connected with a rear-stage chip, a current limit threshold adjustment pin ILIM series resistor R4 of the second switching power supply chip U56 is grounded after being connected with the current limit threshold adjustment pin ILIM series resistor R4, and a fault indication pin FLAG non-series resistor R5 of the second switching power supply chip U56 is connected with a 3.3V power supply pin after being connected with the fault indication pin FLAG;
the base of triode Q9 is connected behind 3.3V _ AUX power supply series resistance R1, ground connection behind triode Q9's the base series resistance R6, triode Q9's collecting electrode is connected the enable pin EN of second switching power supply chip U56, triode Q9's emitter ground connection.
5. The PCIe standby power supply circuit adapting to multiple types of hosts according to claim 4, wherein the first switch power chip U57 and the second switch power chip U56 are both TPS 2553.
6. The PCIe card standby power supply circuit to be adapted to a multi-type host of claim 4, wherein the transistor Q9 is of type BC847A 215.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110902550.2A CN113641123A (en) | 2021-08-06 | 2021-08-06 | PCIE card standby power supply system and circuit adaptive to multiple types of hosts |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110902550.2A CN113641123A (en) | 2021-08-06 | 2021-08-06 | PCIE card standby power supply system and circuit adaptive to multiple types of hosts |
Publications (1)
Publication Number | Publication Date |
---|---|
CN113641123A true CN113641123A (en) | 2021-11-12 |
Family
ID=78419946
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110902550.2A Pending CN113641123A (en) | 2021-08-06 | 2021-08-06 | PCIE card standby power supply system and circuit adaptive to multiple types of hosts |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113641123A (en) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150309951A1 (en) * | 2014-04-25 | 2015-10-29 | Liqid Inc. | Power handling in a scalable storage system |
CN207488947U (en) * | 2017-12-08 | 2018-06-12 | 郑州云海信息技术有限公司 | One kind is based on server system adaptive power supply switching circuit |
CN208445568U (en) * | 2018-08-06 | 2019-01-29 | 深圳市联瑞电子有限公司 | A kind of network interface card with Remote Wake Up function |
CN110649694A (en) * | 2019-09-20 | 2020-01-03 | 广东浪潮大数据研究有限公司 | NCSI network card power supply system |
CN111342546A (en) * | 2020-03-27 | 2020-06-26 | 苏州浪潮智能科技有限公司 | Circuit and method for shortening dead time of network card power supply switching |
-
2021
- 2021-08-06 CN CN202110902550.2A patent/CN113641123A/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20150309951A1 (en) * | 2014-04-25 | 2015-10-29 | Liqid Inc. | Power handling in a scalable storage system |
CN207488947U (en) * | 2017-12-08 | 2018-06-12 | 郑州云海信息技术有限公司 | One kind is based on server system adaptive power supply switching circuit |
CN208445568U (en) * | 2018-08-06 | 2019-01-29 | 深圳市联瑞电子有限公司 | A kind of network interface card with Remote Wake Up function |
CN110649694A (en) * | 2019-09-20 | 2020-01-03 | 广东浪潮大数据研究有限公司 | NCSI network card power supply system |
CN111342546A (en) * | 2020-03-27 | 2020-06-26 | 苏州浪潮智能科技有限公司 | Circuit and method for shortening dead time of network card power supply switching |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7394281B1 (en) | Bi-directional universal serial bus booster circuit | |
CN110518930B (en) | Time-sharing power-on circuit and device | |
CN105095037A (en) | Wire card, backboard of wire card and wire card test method | |
CN112463686A (en) | Board card hot-plug device and method | |
JPH0322118A (en) | Method and device for rapid interconnection with computer-bus | |
CN109976817B (en) | Hard disk backboard, hard disk control method and server | |
US7113003B2 (en) | Presence indication signal associated with an attachment | |
CN107332228B (en) | Protection circuit and air conditioner | |
CN113641123A (en) | PCIE card standby power supply system and circuit adaptive to multiple types of hosts | |
TW201243555A (en) | Power supply adaptor circuit | |
CN109739328B (en) | Reset circuit and method of M.3SSD | |
CN117075514A (en) | Chip starting circuit and communication system | |
CN114172247B (en) | Adapter device and electronic device | |
US20200379860A1 (en) | Debugging device and electronic device having the debugging device | |
US12002494B2 (en) | Method and device for detecting hard disk connection and disconnection during a computer session | |
US6961795B2 (en) | Apparatus for safe installation and removal of a circuit board for hot swap applications | |
CN112485696B (en) | Power supply testing device and method and server | |
CN115391260A (en) | PCIe bandwidth configuration device, method, server and readable storage medium | |
CN211375595U (en) | Solid state disk recognition device | |
CN105180383A (en) | Communication mode control method and system and air conditioner debugging device | |
TWI396356B (en) | Adaptation circuit of power supply | |
CN110875614A (en) | Protection method of charging interface and charging device | |
CN110018729A (en) | A kind of system of off-peak electrification of hard disk that realizing hard disk backboard | |
CN211979174U (en) | Cable insertion detection circuit | |
CN219958181U (en) | Computing equipment |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20211112 |
|
RJ01 | Rejection of invention patent application after publication |