CN113630955A - PCB for optimizing connector crosstalk and implementation method - Google Patents
PCB for optimizing connector crosstalk and implementation method Download PDFInfo
- Publication number
- CN113630955A CN113630955A CN202110743157.3A CN202110743157A CN113630955A CN 113630955 A CN113630955 A CN 113630955A CN 202110743157 A CN202110743157 A CN 202110743157A CN 113630955 A CN113630955 A CN 113630955A
- Authority
- CN
- China
- Prior art keywords
- density
- row
- card body
- board card
- outgoing line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000003466 welding Methods 0.000 claims abstract description 125
- 239000002699 waste material Substances 0.000 abstract description 4
- 238000006467 substitution reaction Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 238000005553 drilling Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 238000003475 lamination Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/0213—Electrical arrangements not otherwise provided for
- H05K1/0216—Reduction of cross-talk, noise or electromagnetic interference
- H05K1/0218—Reduction of cross-talk, noise or electromagnetic interference by printed shielding conductors, ground planes or power plane
- H05K1/0224—Patterned shielding planes, ground planes or power planes
- H05K1/0225—Single or multiple openings in a shielding, ground or power plane
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/02—Details
- H05K1/11—Printed elements for providing electric connections to or between printed circuits
- H05K1/111—Pads for surface mounting, e.g. lay-out
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Electromagnetism (AREA)
- Coupling Device And Connection With Printed Circuit (AREA)
- Details Of Connecting Devices For Male And Female Coupling (AREA)
Abstract
The invention provides a PCB for optimizing connector crosstalk and an implementation method, wherein the PCB comprises a multilayer board card body, a plurality of rows of high-density port welding pads are arranged on the board card body, and a row of ground holes are arranged between two adjacent rows of high-density port welding pads; the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density port welding pads closest to the outgoing line side of the board card body; sequentially going downwards, the lower layer of the board card body is led out, and the PINs are connected to the pads of a row of high-density ports far away from the outgoing side of the board card body; the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal. Crosstalk between the PIN foot and the welding pad of the high-speed differential signal is avoided, and signal integrity of a link is ensured; meanwhile, the routing space on the board card is reasonably utilized, and the cost waste caused by over-design is avoided; the method is simple, efficient and easy to implement, and meanwhile, the reliability of system design is improved.
Description
Technical Field
The invention relates to the technical field of PCB anti-interference design, in particular to a PCB for optimizing connector crosstalk and an implementation method.
Background
In server design, especially in a PCIE5.0 high-speed signal interconnection topological link, board card density increases and a laminated board thickness becomes thicker and thicker along with an increase in signal rate, and in a high-speed interconnection architecture, a high-density connector is widely applied to a system interconnection architecture due to small volume, high density and easiness in plugging and unplugging for selection of the connector.
Because the high density of the interface is high, in practical application, the distances between pin pins and pad fotprints of each high-speed differential port are very close, which increases crosstalk between signals, so that the crosstalk between differential holes of the high-speed connector is usually ignored in design, especially under the condition of very thick lamination, the crosstalk between via holes cannot be ignored, and in design, the signal via hole pitch is too small, and the crosstalk is too large; some designers customize the pin and the footprint of the high-speed differential port to design the PCB board at a high-density port with a relatively long distance, so as to avoid crosstalk, which causes a high-density connector and an excessive utilization of the space in the board, thereby resulting in cost waste.
Disclosure of Invention
Aiming at the problem that crosstalk is avoided by customizing a pin of a high-speed differential port and a high-density port with a relatively long distance from a hotspot print, and thus a high-density connector and the problem that cost is wasted due to overlarge space utilization in a board are caused, the invention provides the PCB for optimizing the crosstalk of the connector and the implementation method.
The technical scheme of the invention is as follows:
in a first aspect, the technical scheme of the invention provides a PCB for optimizing connector crosstalk, which comprises a multilayer board card body, wherein a plurality of rows of high-density port welding pads are arranged on the board card body, and a ground hole is arranged between two adjacent rows of high-density port welding pads;
the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density port welding pads closest to the outgoing line side of the board card body;
the lower layer of the board card body is led out and connected to PIN of a row of high-density port welding pads far away from the outgoing line side of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
Preferably, a row of high-density port welding pads closest to the outgoing line side on the board card body is a first row of high-density port welding pads, and so on, and a row of high-density port welding pads farthest from the outgoing line side on the board card body is an Nth row of high-density port welding pads;
the layer of the board card body, which is led out to the outgoing line side, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line of the first layer of the board card body is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line of the Nth layer of the board card body is connected to the PIN of the Nth row of high-density port welding pads.
Preferably, the ground holes are arranged on the same side of each row of high-density bonding pads, and the distance between each row of ground holes and the row of high-density bonding pads PIN is a set threshold value.
Preferably, each row of high-density port welding pads comprises a plurality of pairs of differential signal PIN of high-density ports;
and a ground hole is arranged between the differential signal PIN of each adjacent pair of high-density ports in the same row.
Preferably, the outgoing lines of the PIN of the high-density port welding pad and the PIN of the high-density port welding pad on the layer of the board body except the top layer form L-shaped units, no intersection point exists between each L-shaped unit, and the outgoing lines of the PIN of the high-density port welding pad on the top layer of the board body and each L-shaped unit do not have an intersection point.
Preferably, a high-density connector is arranged at the position of the high-density port welding pad on the board card body; a row of ground holes are formed between the PINs of the two adjacent rows of high-density connectors;
the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density connectors closest to the outgoing line side of the board card body;
the layers of the board card body are sequentially connected downwards in an outgoing line mode, and the outgoing line at the lower layer of the board card body is connected to PIN of a row of high-density connectors far away from the outgoing line side of the board card body;
the PIN of the high-density connectors in the rows is divided into two areas in equal halves, and the PIN of the high-density connectors in the rows in the same area is defined as the same signal.
In a second aspect, the technical solution of the present invention further provides a method for implementing an optimized connector crosstalk PCB, including the following steps:
arranging a plurality of rows of high-density port welding pads on the board card body;
a ground hole is arranged between two adjacent rows of high-density opening welding pads;
setting PIN for connecting the outgoing line of the uppermost layer of the board card body to a row of high-density port welding pads closest to the outgoing line side of the board card body; the lower outgoing line of the board card body is connected to PIN of a row of high-density port welding pads far away from the outgoing line side of the board card body;
the pads of the high-density connectors are divided into two areas, and the PINs of the high-density pads in the same area are defined as the same signal.
Preferably, the PIN is arranged, wherein the outgoing line of the uppermost layer of the board card body is connected to a row of high-density port welding pads closest to the outgoing line side of the board card body; down in proper order, the step that the lower floor that sets up the integrated circuit board body is qualified for the next round of competitions and is connected to the pad of the one row of high density mouthful of the side of keeping away from integrated circuit board body outgoing line PIN specifically includes:
defining a row of high-density port welding pads which are closest to the outgoing line side on the board card body as a first row of high-density port welding pads, and so on, and defining a row of high-density port welding pads which are farthest from the outgoing line side on the board card body as an Nth row of high-density port welding pads;
defining the layer of the board card body, which is led out to the outgoing line side, as a first layer to an Nth layer from top to bottom in sequence;
an outgoing line of a first layer of the board card body is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, an outgoing line of the Nth layer of the board card body is connected to the PIN of the Nth row of high-density port welding pads.
Preferably, the step of providing a ground via between two adjacent rows of high-density-port pads further includes:
and arranging the ground holes on the same side of each row of high-density welding pads, wherein the distance from each row of ground holes to the row of high-density welding pads PIN is a set threshold value.
Preferably, each row of high-density port welding pads comprises a plurality of pairs of differential signal PIN of high-density ports; the method further comprises the following steps:
and arranging a ground hole between the differential signal PIN of each adjacent pair of high-density ports in the same row.
Preferably, the method further comprises:
arranging outgoing lines of the PIN of the high-density port welding pad and the PIN of the high-density port welding pad on layers of the board card body except the top layer to form L-shaped units, wherein no intersection point exists between the L-shaped units;
the outgoing line of the PIN provided with the high-density port welding pad on the top layer of the board card body is not intersected with each L-shaped unit.
Preferably, the method further comprises:
and a high-density connector is arranged at the position of the welding pad of the high-density port on the board card body.
Thus, a row of ground holes are formed between the PINs of the two adjacent rows of high-density connectors; the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density connectors closest to the outgoing line side of the board card body; sequentially going downwards, leading out wires from the lower layer of the board card body, and connecting the wires to PIN of a row of high-density connectors far away from the wire outlet side of the board card body; the PIN of the high-density connectors in the rows is divided into two areas in equal halves, and the PIN of the high-density connectors in the rows in the same area is defined as the same signal.
According to the technical scheme, the invention has the following advantages: crosstalk between the PIN foot and the welding pad of the high-speed differential signal is avoided, signal integrity of a link is ensured, and signal failure caused by crosstalk is avoided; meanwhile, the routing space on the board card is reasonably utilized, and the cost waste caused by over-design is avoided; the method is simple, efficient and easy to implement, and meanwhile, the reliability of system design is improved.
In addition, the invention has reliable design principle, simple structure and very wide application prospect.
Therefore, compared with the prior art, the invention has prominent substantive features and remarkable progress, and the beneficial effects of the implementation are also obvious.
Drawings
In order to more clearly illustrate the embodiments or technical solutions in the prior art of the present invention, the drawings used in the description of the embodiments or prior art will be briefly described below, and it is obvious for those skilled in the art that other drawings can be obtained based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a part of a board card body according to an embodiment of the present invention.
Fig. 2 is a schematic diagram of outgoing lines of each layer of a part of the board card body according to an embodiment of the present invention.
In the figure, 1-board body, 102-board body outgoing line side, 103-board body layer, 104-outgoing line, 105-differential signal PIN.
Detailed Description
In order to make those skilled in the art better understand the technical solution of the present invention, the technical solution in the embodiment of the present invention will be clearly and completely described below with reference to the drawings in the embodiment of the present invention, and it is obvious that the described embodiment is only a part of the embodiment of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
As shown in fig. 1 and fig. 2, an embodiment of the present invention provides a PCB for optimizing connector crosstalk, which includes a multi-layer board card body 1, where the board card body 1 is provided with a plurality of rows of high-density-port pads, and a row of ground holes is provided between two adjacent rows of high-density-port pads;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density port welding pads closest to the outgoing line side 102 of the board card body;
the lower outgoing line 104 of the board card body is connected to PIN of a row of high-density welding pads 102 far away from the outgoing line side 102 of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
The PCB comprises a multi-layer board card body 1, wherein a plurality of rows of high-density port welding pads are arranged on the board card body 1, and a row of ground holes are formed between two adjacent rows of high-density port welding pads;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density port welding pads closest to the outgoing line side 102 of the board card body;
the layers of the board card body are sequentially connected downwards in an outgoing line mode, and the lower outgoing line 104 of the board card body is connected to PIN of welding pads 102 with a row of high-density ports far away from the outgoing line side 102 of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
In this embodiment, the row of high-density port pads closest to the outgoing side 102 on the board body 1 is the first row of high-density port pads, and so on, and the row of high-density port pads farthest from the outgoing side 102 on the board body is the nth row of high-density port pads;
the layer of the board card body 1, which is led out to the outgoing line side 102, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line 104 of the first layer of the board card body 1 is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line 104 of the Nth layer of the board card body 1 is connected to the PIN of the Nth row of high-density port welding pads.
The PCB comprises a multi-layer board card body 1, wherein a plurality of rows of high-density port welding pads are arranged on the board card body 1, and a row of ground holes are formed between two adjacent rows of high-density port welding pads;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density port welding pads closest to the outgoing line side 102 of the board card body;
the lower outgoing line 104 of the board card body is connected to the PIN of the welding pads 102 with a row of high-density ports far away from the outgoing line side 102 of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
In this embodiment, the row of high-density port pads closest to the outgoing side 102 on the board body 1 is the first row of high-density port pads, and so on, and the row of high-density port pads farthest from the outgoing side 102 on the board body is the nth row of high-density port pads;
the layer of the board card body 1, which is led out to the outgoing line side 102, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line 104 of the first layer of the board card body 1 is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line 104 of the Nth layer of the board card body 1 is connected to the PIN of the Nth row of high-density port welding pads.
The ground holes g are arranged on the same side of each row of high-density welding pads, and the distance from each row of ground holes to the central line of the PIN of each row of high-density welding pads is a set threshold value.
Each row of high-density port welding pads comprise a plurality of pairs of differential signal PIN105 of high-density ports;
and a ground hole G is arranged between the differential signals PIN of each adjacent pair of high-density ports in the same row.
The PCB comprises a multi-layer board card body 1, wherein a plurality of rows of high-density port welding pads are arranged on the board card body 1, and a row of ground holes are formed between two adjacent rows of high-density port welding pads;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density port welding pads closest to the outgoing line side 102 of the board card body;
the lower outgoing line 104 of the board card body is connected to the PIN of the welding pads 102 with a row of high-density ports far away from the outgoing line side 102 of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
In this embodiment, the row of high-density port pads closest to the outgoing side 102 on the board body 1 is the first row of high-density port pads, and so on, and the row of high-density port pads farthest from the outgoing side 102 on the board body is the nth row of high-density port pads;
the layer of the board card body 1, which is led out to the outgoing line side 102, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line 104 of the first layer of the board card body 1 is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line 104 of the Nth layer of the board card body 1 is connected to the PIN of the Nth row of high-density port welding pads.
The ground holes g are arranged on the same side of each row of high-density welding pads, and the distance from each row of ground holes to the central line of the PIN of each row of high-density welding pads is a set threshold value.
Each row of high-density port welding pads comprise a plurality of pairs of differential signal PIN105 of high-density ports;
and a ground hole G is arranged between the differential signals PIN of each adjacent pair of high-density ports in the same row.
The PIN of the high-density port welding pad and the outgoing line of the PIN of the high-density port welding pad on the layer of the board card body except the top layer form L-shaped units, no intersection point exists among the L-shaped units, and the outgoing line of the PIN of the high-density port welding pad on the top layer of the board card body and the L-shaped units do not have intersection points.
The PCB comprises a multi-layer board card body 1, wherein a plurality of rows of high-density port welding pads are arranged on the board card body 1, and a row of ground holes are formed between two adjacent rows of high-density port welding pads; the board card body comprises a plurality of layers 103 of board card body;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density port welding pads closest to the outgoing line side 102 of the board card body;
the lower outgoing line 104 of the board card body is connected to PIN of a row of high-density welding pads 102 far away from the outgoing line side 102 of the board card body;
actually, when the PIN of the high-density interface welding pad is in wiring, the upper layer outgoing line is connected with the PIN close to the outgoing line direction, so that the lower layer outgoing line is connected with the PIN close to the outgoing line direction.
The rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal. It should be noted that TX-TX or RX-RX are distributed closely, that is, one area is defined as TX and the other area is defined as RX, so that after back drilling, the high-speed traces do not generate crosstalk with the high-speed holes.
In this embodiment, the row of high-density port pads closest to the outgoing side 102 on the board body 1 is the first row of high-density port pads, and so on, and the row of high-density port pads farthest from the outgoing side 102 on the board body is the nth row of high-density port pads;
the layer of the board card body 1, which is led out to the outgoing line side 102, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line 104 of the first layer of the board card body 1 is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line 104 of the Nth layer of the board card body 1 is connected to the PIN of the Nth row of high-density port welding pads.
The ground holes g are arranged on the same side of each row of high-density welding pads, and the distance from each row of ground holes to the central line of the PIN of each row of high-density welding pads is a set threshold value. In actual production, the distance between the added ground hole g and the high-density connector differential signal PIN105 is required to be confirmed by a PCB factory to meet the manufacturing requirement.
Each row of high-density port welding pads comprise a plurality of pairs of differential signal PIN105 of high-density ports;
and a ground hole G is arranged between the differential signals PIN of each adjacent pair of high-density ports in the same row.
The PIN of the high-density port welding pad and the outgoing line of the PIN of the high-density port welding pad on the layer of the board card body except the top layer form L-shaped units, no intersection point exists among the L-shaped units, and the outgoing line of the PIN of the high-density port welding pad on the top layer of the board card body and the L-shaped units do not have intersection points.
A high-density connector is arranged at the position of the high-density port welding pad on the board card body; a row of ground holes are formed between the PINs of the two adjacent rows of high-density connectors;
the outgoing line of the uppermost layer of the board card body 1 is connected to the PIN of a row of high-density connectors closest to the outgoing line side 102 of the board card body;
sequentially going downwards, leading out wires from the lower layer of the board card body 1, and connecting the wires to PIN of a row of high-density connectors far away from the wire outlet side of the board card body;
the PIN of the high-density connectors in the rows is divided into two areas in equal halves, and the PIN of the high-density connectors in the rows in the same area is defined as the same signal.
At the high-density connector PIN, a grounding hole g is additionally arranged between every two rows of PINs, so that crosstalk between front, back, left and right differential holes can be effectively avoided.
Another embodiment of the present invention further provides a method for implementing an optimized connector crosstalk PCB, including the following steps:
step 1: arranging a plurality of rows of high-density port welding pads on the board card body;
step 2: a ground hole is arranged between two adjacent rows of high-density opening welding pads;
and step 3: setting PIN for connecting the outgoing line of the uppermost layer of the board card body to a row of high-density port welding pads closest to the outgoing line side of the board card body; sequentially downwards, arranging PIN of a lower-layer outgoing line of the board card body connected to a row of high-density port welding pads far away from the outgoing line side of the board card body;
and 4, step 4: the pads of the high-density connectors are divided into two areas, and the PINs of the high-density pads in the same area are defined as the same signal.
Another embodiment of the present invention further provides a method for implementing an optimized connector crosstalk PCB, including the following steps:
step 1: arranging a plurality of rows of high-density port welding pads on the board card body;
step 2: a ground hole is arranged between two adjacent rows of high-density opening welding pads; it should be noted that the ground holes are arranged on the same side of each row of high-density pads, and the distance from each row of ground holes to the PIN center line of the row of high-density pads is a set threshold;
and step 3: setting PIN for connecting the outgoing line of the uppermost layer of the board card body to a row of high-density port welding pads closest to the outgoing line side of the board card body; the lower outgoing line of the board card body is connected to PIN of a row of high-density port welding pads far away from the outgoing line side of the board card body;
in the step, PIN is arranged, wherein the outgoing line of the uppermost layer of the board card body is connected to a row of high-density welding pads closest to the outgoing line side of the board card body; down in proper order, the step that the lower floor that sets up the integrated circuit board body is qualified for the next round of competitions and is connected to the pad of the one row of high density mouthful of the side of keeping away from integrated circuit board body outgoing line PIN specifically includes: defining a row of high-density port welding pads which are closest to the outgoing line side on the board card body as a first row of high-density port welding pads, and so on, and defining a row of high-density port welding pads which are farthest from the outgoing line side on the board card body as an Nth row of high-density port welding pads; defining the layer of the board card body, which is led out to the outgoing line side, as a first layer to an Nth layer from top to bottom in sequence; an outgoing line of a first layer of the board card body is connected to the PIN of the first row of high-density port welding pads; and sequentially downwards, an outgoing line of the Nth layer of the board card body is connected to the PIN of the Nth row of high-density port welding pads.
And 4, step 4: the pads of the high-density connectors are divided into two areas, and the PINs of the high-density pads in the same area are defined as the same signal. It should be noted that TX-TX or RX-RX are distributed closely, that is, one area is defined as TX and the other area is defined as RX, so that after back drilling, the high-speed traces do not generate crosstalk with the high-speed holes.
It should be noted that each row of high-density port welding pads includes a plurality of pairs of differential signal PINs of high-density ports; the method further comprises the following steps: and arranging a ground hole between the differential signal PIN of each adjacent pair of high-density ports in the same row. Arranging outgoing lines of the PIN of the high-density port welding pad and the PIN of the high-density port welding pad on layers of the board card body except the top layer to form L-shaped units, wherein no intersection point exists between the L-shaped units; the outgoing line of the PIN provided with the high-density port welding pad on the top layer of the board card body is not intersected with each L-shaped unit.
And a high-density connector is arranged at the position of the welding pad of the high-density port on the board card body. Thus, a row of ground holes are formed between the PINs of the two adjacent rows of high-density connectors; the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density connectors closest to the outgoing line side of the board card body; sequentially going downwards, leading out wires from the lower layer of the board card body, and connecting the wires to PIN of a row of high-density connectors far away from the wire outlet side of the board card body; the PIN of the high-density connectors in the rows is divided into two areas in equal halves, and the PIN of the high-density connectors in the rows in the same area is defined as the same signal.
Aiming at the high-density connector, through reasonably distributing the distribution of TX/RX differential signal PIN, an upper layer outgoing line is connected with PIN close to the outgoing line direction, so that the upper layer outgoing line is connected with PIN close to the outgoing line direction, a lower layer outgoing line is connected with PIN close to the outgoing line direction, and TX-TX or RX-RX is distributed close to the outgoing line direction, so that after backdrilling, crosstalk between signal lines and via holes is avoided; meanwhile, the ground holes g are additionally arranged among PIN distribution of the high-density connector, so that the effect of crosstalk isolation can be effectively achieved, crosstalk between a PIN PIN and a welding pad of a high-speed differential signal is avoided, the signal integrity of a link is ensured, and signal failure caused by crosstalk is avoided; meanwhile, the routing space on the board card is reasonably utilized, and the cost waste caused by over-design is avoided; the method is simple, efficient and easy to implement, and meanwhile, the reliability of system design is improved.
Although the present invention has been described in detail by referring to the drawings in connection with the preferred embodiments, the present invention is not limited thereto. Various equivalent modifications or substitutions can be made on the embodiments of the present invention by those skilled in the art without departing from the spirit and scope of the present invention, and these modifications or substitutions are within the scope of the present invention/any person skilled in the art can easily conceive of the changes or substitutions within the technical scope of the present invention. Therefore, the protection scope of the present invention shall be subject to the protection scope of the appended claims.
Claims (10)
1. A PCB for optimizing connector crosstalk comprises a multi-layer board card body, wherein a plurality of rows of high-density opening welding pads are arranged on the board card body, and a row of ground holes are formed between two adjacent rows of high-density opening welding pads;
the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density port welding pads closest to the outgoing line side of the board card body;
the lower layer of the board card body is led out and connected to PIN of a row of high-density port welding pads far away from the outgoing line side of the board card body;
the rows of high-density pads are equally divided into two areas, and the PINs of the rows of high-density pads in the same area are defined as the same signal.
2. The PCB for optimizing the connector crosstalk according to claim 1, wherein a row of high-density port welding pads on the board body closest to the outgoing line side is a first row of high-density port welding pads, and so on, and a row of high-density port welding pads on the board body farthest from the outgoing line side is an Nth row of high-density port welding pads;
the layer of the board card body, which is led out to the outgoing line side, is sequentially a first layer to an Nth layer from top to bottom;
the outgoing line of the first layer of the board card body is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, the outgoing line of the Nth layer of the board card body is connected to the PIN of the Nth row of high-density port welding pads.
3. The PCB board for optimizing connector crosstalk according to claim 2, wherein ground holes are arranged on the same side of each row of high-density pads, and the distance from each row of ground holes to the row of high-density pads PIN is a set threshold value.
4. The PCB board for optimizing connector crosstalk according to claim 3, wherein each row of high-density port pads comprises a plurality of pairs of differential signal PINs of high-density ports;
and a ground hole is arranged between the differential signal PIN of each adjacent pair of high-density ports in the same row.
5. The PCB for optimizing connector crosstalk according to claim 4, wherein the PIN of the high-density port bonding pad and the outgoing line of the PIN of the high-density port bonding pad on the layer of the card body except the top layer form L-shaped units, no intersection point exists between the L-shaped units, and the PIN of the high-density port bonding pad does not have an intersection point with each L-shaped unit on the outgoing line of the top layer of the card body.
6. The PCB board for optimizing connector crosstalk according to claim 5, wherein high-density connectors are arranged at the positions of high-density port welding pads on the board card body; a row of ground holes are formed between the PINs of the two adjacent rows of high-density connectors;
the outgoing line of the uppermost layer of the board card body is connected to the PIN of the row of high-density connectors closest to the outgoing line side of the board card body;
the layers of the board card body are sequentially connected downwards in an outgoing line mode, and the outgoing line at the lower layer of the board card body is connected to PIN of a row of high-density connectors far away from the outgoing line side of the board card body;
the PIN of the high-density connectors in the rows is divided into two areas in equal halves, and the PIN of the high-density connectors in the rows in the same area is defined as the same signal.
7. An implementation method for optimizing a connector crosstalk PCB board is characterized by comprising the following steps:
arranging a plurality of rows of high-density port welding pads on the board card body;
a ground hole is arranged between two adjacent rows of high-density opening welding pads;
setting PIN for connecting the outgoing line of the uppermost layer of the board card body to a row of high-density port welding pads closest to the outgoing line side of the board card body; the lower outgoing line of the board card body is connected to PIN of a row of high-density port welding pads far away from the outgoing line side of the board card body;
the pads of the high-density connectors are divided into two areas, and the PINs of the high-density pads in the same area are defined as the same signal.
8. The method for implementing the optimized connector crosstalk PCB according to claim 7, wherein a PIN is provided for connecting an outgoing line at the uppermost layer of the board body to a row of high-density pads closest to the outgoing line side of the board body; down in proper order, the step that the lower floor that sets up the integrated circuit board body is qualified for the next round of competitions and is connected to the pad of the one row of high density mouthful of the side of keeping away from integrated circuit board body outgoing line PIN specifically includes:
defining a row of high-density port welding pads which are closest to the outgoing line side on the board card body as a first row of high-density port welding pads, and so on, and defining a row of high-density port welding pads which are farthest from the outgoing line side on the board card body as an Nth row of high-density port welding pads;
defining the layer of the board card body, which is led out to the outgoing line side, as a first layer to an Nth layer from top to bottom in sequence;
an outgoing line of a first layer of the board card body is connected to the PIN of the first row of high-density port welding pads;
and sequentially downwards, an outgoing line of the Nth layer of the board card body is connected to the PIN of the Nth row of high-density port welding pads.
9. The method of claim 8, wherein the step of providing a ground via between two adjacent rows of high-density pads further comprises:
and arranging the ground holes on the same side of each row of high-density welding pads, wherein the distance from each row of ground holes to the central line of the row of high-density welding pads PIN is a set threshold value.
10. The method for implementing the optimized connector crosstalk PCB of claim 9, wherein each row of high-density port pads comprises a plurality of pairs of differential signal PINs of high-density ports; the method further comprises the following steps:
and arranging a ground hole between the differential signal PIN of each adjacent pair of high-density ports in the same row.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110743157.3A CN113630955A (en) | 2021-06-30 | 2021-06-30 | PCB for optimizing connector crosstalk and implementation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110743157.3A CN113630955A (en) | 2021-06-30 | 2021-06-30 | PCB for optimizing connector crosstalk and implementation method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN113630955A true CN113630955A (en) | 2021-11-09 |
Family
ID=78378797
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110743157.3A Pending CN113630955A (en) | 2021-06-30 | 2021-06-30 | PCB for optimizing connector crosstalk and implementation method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113630955A (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1638074A (en) * | 2003-12-25 | 2005-07-13 | 松下电器产业株式会社 | Semiconductor device and electronic equipment using the same |
| CN104969669A (en) * | 2013-01-29 | 2015-10-07 | 富加宜（亚洲）私人有限公司 | Pcb having offset differential signal routing |
| US9202783B1 (en) * | 2011-03-24 | 2015-12-01 | Juniper Networks, Inc. | Selective antipad backdrilling for printed circuit boards |
| US20150348901A1 (en) * | 2014-05-27 | 2015-12-03 | R&D Circuits, Inc | Structure for Isolating High Speed Digital Signals in a High Density Grid Array |
| CN107920414A (en) * | 2016-10-11 | 2018-04-17 | 中兴通讯股份有限公司 | One kind reduction is fanned out to crosstalk method and circuit board is fanned out to via processing unit |
| CN108347821A (en) * | 2017-12-29 | 2018-07-31 | 加弘科技咨询(上海)有限公司 | High-speed line for BGA is fanned out to the printed circuit board of method and application this method |
| CN109600906A (en) * | 2017-09-30 | 2019-04-09 | 中航光电科技股份有限公司 | A kind of connector and signal transmission unit |
| CN112307706A (en) * | 2020-10-29 | 2021-02-02 | 苏州浪潮智能科技有限公司 | Method and device for improving transmission quality of high-speed signal and electronic equipment |
-
2021
- 2021-06-30 CN CN202110743157.3A patent/CN113630955A/en active Pending
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1638074A (en) * | 2003-12-25 | 2005-07-13 | 松下电器产业株式会社 | Semiconductor device and electronic equipment using the same |
| US9202783B1 (en) * | 2011-03-24 | 2015-12-01 | Juniper Networks, Inc. | Selective antipad backdrilling for printed circuit boards |
| CN104969669A (en) * | 2013-01-29 | 2015-10-07 | 富加宜（亚洲）私人有限公司 | Pcb having offset differential signal routing |
| US20150348901A1 (en) * | 2014-05-27 | 2015-12-03 | R&D Circuits, Inc | Structure for Isolating High Speed Digital Signals in a High Density Grid Array |
| CN107920414A (en) * | 2016-10-11 | 2018-04-17 | 中兴通讯股份有限公司 | One kind reduction is fanned out to crosstalk method and circuit board is fanned out to via processing unit |
| CN109600906A (en) * | 2017-09-30 | 2019-04-09 | 中航光电科技股份有限公司 | A kind of connector and signal transmission unit |
| CN108347821A (en) * | 2017-12-29 | 2018-07-31 | 加弘科技咨询(上海)有限公司 | High-speed line for BGA is fanned out to the printed circuit board of method and application this method |
| CN112307706A (en) * | 2020-10-29 | 2021-02-02 | 苏州浪潮智能科技有限公司 | Method and device for improving transmission quality of high-speed signal and electronic equipment |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3417808B2 (en) | Wiring structure of LSI package | |
| CN113573463B (en) | Circuit board | |
| CN206961822U (en) | The encapsulating structure and printed circuit board (PCB) of chip | |
| CN101159559B (en) | Rear panel and implementing method thereof | |
| CN115348721B (en) | Signal connection structure and circuit board | |
| US20150170996A1 (en) | Through-mesh-plane vias in a multi-layered package | |
| CN113626890B (en) | Pin pin distribution structure and high-speed chip | |
| CN114430608A (en) | Printed circuit board, backboard framework system and communication equipment | |
| CN112133687A (en) | Multichannel DDS chip substrate packaging structure and method | |
| US4004196A (en) | Multi-layer panel board with single-in-line package for high speed switching logic | |
| CN202697021U (en) | Goldfinger printed circuit board | |
| WO2024119756A1 (en) | Adapter board and manufacturing method therefor, and board card connecting structure | |
| CN113630955A (en) | PCB for optimizing connector crosstalk and implementation method | |
| CN212628549U (en) | Connector with PCB fanout design framework | |
| WO2023024306A1 (en) | Chip and pinout design method therefor | |
| CN207149744U (en) | Bus High speed rear panel connector with multilayer wiring printed board | |
| US6365839B1 (en) | Multi-layer printed circuit board with dual impedance section | |
| Chun et al. | Package and printed circuit board design of a 19.2 Gb/s data link for high-performance computing | |
| CN102196657B (en) | Circuit substrate | |
| CN213305847U (en) | PCB structure for optimizing via hole crosstalk in BGA | |
| TW201129263A (en) | Circuit substrate | |
| CN117835546B (en) | Circuit board of adapter card and server system | |
| CN221101698U (en) | NAND flash memory daisy chain topology structure for improving trunk impedance continuity | |
| CN213126597U (en) | PCB structure for improving BGA wiring performance | |
| CN219625889U (en) | Robot controller |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20211109 |