CN113471291B - Super junction device and manufacturing method thereof - Google Patents
Super junction device and manufacturing method thereof Download PDFInfo
- Publication number
- CN113471291B CN113471291B CN202110686877.0A CN202110686877A CN113471291B CN 113471291 B CN113471291 B CN 113471291B CN 202110686877 A CN202110686877 A CN 202110686877A CN 113471291 B CN113471291 B CN 113471291B
- Authority
- CN
- China
- Prior art keywords
- region
- floating
- field plate
- type
- conductive type
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 21
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 40
- 229910052751 metal Inorganic materials 0.000 claims abstract description 39
- 239000002184 metal Substances 0.000 claims abstract description 39
- 210000000746 body region Anatomy 0.000 claims abstract description 36
- 229920005591 polysilicon Polymers 0.000 claims abstract description 27
- 239000004065 semiconductor Substances 0.000 claims abstract description 21
- 230000000903 blocking effect Effects 0.000 claims abstract description 9
- 238000001259 photo etching Methods 0.000 claims abstract description 7
- 238000002347 injection Methods 0.000 claims abstract description 6
- 239000007924 injection Substances 0.000 claims abstract description 6
- 239000010410 layer Substances 0.000 claims description 70
- 239000000758 substrate Substances 0.000 claims description 17
- 239000011229 interlayer Substances 0.000 claims description 14
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 claims description 13
- 229910052796 boron Inorganic materials 0.000 claims description 13
- 238000000151 deposition Methods 0.000 claims description 10
- 238000000034 method Methods 0.000 claims description 10
- 238000005530 etching Methods 0.000 claims description 7
- 230000003647 oxidation Effects 0.000 claims description 5
- 238000007254 oxidation reaction Methods 0.000 claims description 5
- 238000004544 sputter deposition Methods 0.000 claims description 5
- 230000005684 electric field Effects 0.000 description 19
- 230000015556 catabolic process Effects 0.000 description 11
- 238000009826 distribution Methods 0.000 description 10
- 239000008186 active pharmaceutical agent Substances 0.000 description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 6
- 229910052710 silicon Inorganic materials 0.000 description 6
- 239000010703 silicon Substances 0.000 description 6
- 230000009286 beneficial effect Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 229910052785 arsenic Inorganic materials 0.000 description 4
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 4
- 238000002513 implantation Methods 0.000 description 4
- 239000012535 impurity Substances 0.000 description 4
- TVZRAEYQIKYCPH-UHFFFAOYSA-N 3-(trimethylsilyl)propane-1-sulfonic acid Chemical compound C[Si](C)(C)CCCS(O)(=O)=O TVZRAEYQIKYCPH-UHFFFAOYSA-N 0.000 description 3
- 238000000407 epitaxy Methods 0.000 description 3
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- 239000003989 dielectric material Substances 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 239000007943 implant Substances 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229910044991 metal oxide Inorganic materials 0.000 description 2
- 150000004706 metal oxides Chemical class 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 239000011669 selenium Substances 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- BUGBHKTXTAQXES-UHFFFAOYSA-N Selenium Chemical compound [Se] BUGBHKTXTAQXES-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- TWNQGVIAIRXVLR-UHFFFAOYSA-N oxo(oxoalumanyloxy)alumane Chemical compound O=[Al]O[Al]=O TWNQGVIAIRXVLR-UHFFFAOYSA-N 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 229910052711 selenium Inorganic materials 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- LIVNPJMFVYWSIS-UHFFFAOYSA-N silicon monoxide Chemical compound [Si-]#[O+] LIVNPJMFVYWSIS-UHFFFAOYSA-N 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 229910052714 tellurium Inorganic materials 0.000 description 1
- PORWMNRCUJJQNO-UHFFFAOYSA-N tellurium atom Chemical compound [Te] PORWMNRCUJJQNO-UHFFFAOYSA-N 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/7801—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/7802—Vertical DMOS transistors, i.e. VDMOS transistors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/063—Reduced surface field [RESURF] pn-junction structures
- H01L29/0634—Multiple reduced surface field (multi-RESURF) structures, e.g. double RESURF, charge compensation, cool, superjunction (SJ), 3D-RESURF, composite buffer (CB) structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66674—DMOS transistors, i.e. MISFETs with a channel accommodating body or base region adjoining a drain drift region
- H01L29/66712—Vertical DMOS transistors, i.e. VDMOS transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Chemical & Material Sciences (AREA)
- Composite Materials (AREA)
- Manufacturing & Machinery (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
The invention provides a super junction device and a manufacturing method thereof, and relates to a power semiconductor device.A floating polycrystalline field plate and a floating metal field plate in the super junction device are not provided with additional doped regions such as a protection ring of a second conduction type and the like below; and no additional doped region such as a guard ring of the second conductivity type is arranged below the metal gate electrode and the polysilicon gate electrode except the body region of the second conductivity type. Because the main junction is not adopted, the terminal region can still be ensured to bear higher blocking voltage under the condition of not introducing an additional doping region, and because the main junction is not adopted in the design, the p-type body region can adopt the polysilicon gate electrode as an injection blocking layer, so that a photoetching plate of the p-type body region can be omitted, the manufacturing cost is saved, in addition, the chip area can be reduced without the main junction, and the cost is further saved.
Description
Technical Field
The invention relates to a power semiconductor device, in particular to a super junction device and a manufacturing method thereof.
Background
A vertical double-diffused metal oxide semiconductor field effect transistor (VDMOSFET) is a key semiconductor device in power electronic systems, and is widely applied to various medium-high voltage power control systems, such as motor driving and power conversion. In a conventional silicon power transistor, in order to withstand a high breakdown voltage, the drift layer needs to be lightly doped and thick, which results in a high on-resistance and a high on-loss of the device. Breakdown Voltage (BV) and on-resistance (R) for conventional silicon power transistors DS(on) ) Between which there is an R DS(on) ∝BV 2.5 In a compromise relationship ofThe system is also referred to as the "silicon limit". Therefore, if either of the two is improved, the other one is inevitably significantly weakened. In addition, in the design of the device, the actual R may be due to the consideration of reliability and other performance DS(on) Usually higher than the theoretical value given by the silicon limit.
A super junction (Superjunction) is a structure that can achieve a better trade-off between breakdown voltage and on-resistance, and is characterized in that a drift layer is no longer a single-doped semiconductor region, but p columns and n columns with higher doping levels are alternately arranged. When the device is in a blocking state, adjacent p columns and n columns in the drift layer can be quickly depleted through lateral expansion of the depletion layer, so that high breakdown voltage is borne. And the higher doping level of the drift layer ensures that the device has lower on-resistance. Therefore, the device with the super junction structure can obtain lower on-resistance with the same breakdown voltage, and the compromise relation can reach R DS(on) ∝BV 1.33 。
A complete super junction metal oxide semiconductor field effect transistor (super junction MOS) includes an active region and a termination region. The active region plays a role of providing a current path when the device is turned on, the termination region is positioned between the boundary of the active region and the scribing groove and surrounds the active region, and the function of the termination region is to reduce the high electric field of the edge region of the device so as to ensure that the device can bear high withstand voltage. Fig. 1 is a schematic cross-sectional view of a prior art superjunction MOS 001. Device 001 has three electrodes: a source electrode (labeled "S" in the figure) at the top (121), a drain electrode (labeled "D" in the figure) at the bottom (122), and a gate electrode (labeled "G" in the figure) (123). N above the drain electrode (122) + A substrate region (107) at n + Above the substrate region (107) are n arranged alternately - A type-doped region (101) and p - A drift layer consisting of a type-doped region (102), a p-type body region (103) above the drift layer, and an n-type body region (103) above the p-type body region + A source region (104) and p + A contact region (105) of type, and said n + A source region (104) and p + The contact region (105) and the sourceThe electrode (121) is connected, and the source electrode (121) is isolated from the gate electrode (123) through an interlayer dielectric layer. The region where the P-type body region (103) is located is called the active region, and it should be noted that the active region in an actual device may extend continuously to the left in the figure, and only a part of the active region is shown in fig. 1. The region between the cut-off of the p-type body region (103) and the edge of the device (right side in the figure) is called the termination region. In the terminal region, n - A type-doped region (101) and p - A layer of n distributed uniformly is arranged above the type-doped region (102) - A type-doped region (106) at n - One or more p-type floating empty regions (110) are arranged above the type doping region (106), the p-type floating empty regions (110) extend in a terminal region of the surface of the device to form a closed ring to surround the active region, and the p-type floating empty regions (110) are connected with the metal field plate (124). At the outermost peripheral edge of the device surface there is also typically an n-type termination doped region (104) and a termination field plate (125) above it.
When the device 001 is in the blocking state, the withstand voltage is determined by the withstand voltages of the active region and the termination region together. In the active region, n - A type-doped region (101) and p - Since the number of impurity ions in the type doping region (102) is substantially uniform, charge balance can be easily achieved after depletion, and a high withstand voltage can be achieved. However, in the termination region, not only the withstand voltage in the vertical direction but also the withstand voltage in the horizontal direction, that is, the device edge region, is considered, and if the same drift layer design as that of the active region is adopted, n is likely to occur - The type-doped region (101) has been completely depleted and p - In the type doping region (102), an undepleted part is still present, which causes the peak value of the lateral electric field to be too high and the withstand voltage to be lowered. Therefore, special design is needed in the termination region, generally by adding an additional n - The charge imbalance condition is compensated by the n-type doped region or the p-type doped region which is different from the active region, so that the more uniform surface electric field distribution is realized, and the withstand voltage of the terminal region is ensured.
According to the structure of the device 001 shown in fig. 1, several important process steps are required to fabricate the device 001: 1) Using multi-step epitaxy or deep trench etchingEtching and filling the p columns and the n columns which are alternately arranged on the semiconductor substrate; 2) Injecting phosphorus to form an n-type doped region of the terminal region; 3) Forming a protection ring by boron implantation; 4) Growing a field oxide layer by thermal oxidation, and defining an active region by photoetching; 5) Injecting and growing a gate oxide layer by the JFET; 6) Depositing n-type polycrystalline silicon to manufacture a polycrystalline silicon gate electrode of the device; 7) Injecting boron for the second time and pushing the junction to form a P-type body region; 8) Arsenic is injected to form a source electrode and a stop ring of the device; 9) Boron implantation to form p + A type contact region; 10 Depositing an interlayer dielectric (ILD) and etching a contact hole; 11 ) sputtering metallic Al to form the metallic electrode and the metallic field plate of the device.
It can be seen that the super junction MOS in the prior art has many manufacturing steps and high process requirements, which results in high product cost, and cannot fully embody the performance advantages of the super junction technology in competition with the common MOS.
Disclosure of Invention
In order to achieve the above purpose, the invention provides a novel super junction MOS structure and a manufacturing method thereof.
One of the purposes of the invention is to provide a super junction device, which comprises a drain electrode positioned at the bottom, a heavily doped first conduction type substrate region positioned above the drain electrode, a drift layer, an active region and a terminal region, wherein the drift layer is positioned above the heavily doped first conduction type substrate region and consists of a series of first conduction type doped regions and second conduction type doped regions which are alternately arranged; the outermost periphery edge of the surface of the device is provided with a first conductive type termination ring and a termination field plate above the first conductive type termination ring, the termination region comprises a field oxide layer positioned above a drift layer, more than one floating polycrystalline field plate positioned on the upper surface of the field oxide layer, and a floating metal field plate positioned above the floating polycrystalline field plate and at least covering the interval between two adjacent floating polycrystalline field plates, the floating polycrystalline field plate and the floating metal field plate are isolated by an interlayer dielectric layer, the floating polycrystalline field plate extends from the center position of a second conductive type doping region to cover the upper position of the adjacent or separated first conductive type doping region, and the floating polycrystalline field plate 226 and the floating metal field plate 224 are not connected with the first conductive type doping region and the second conductive type doping region below. As one aspect of the present invention, there are no additional doped regions such as guard rings of the second conductivity type under the floating polycrystalline field plate 226 and the floating metal field plate 224; and there is no additional doped region such as guard ring of the second conductivity type except the body region of the second conductivity type under the metal gate electrode 227 and the polysilicon gate electrode (223).
The super junction device comprises an active region, a drift layer, a first conductive type source region, a second conductive type contact region, a gate electrode and a topmost source electrode, wherein the active region comprises a second conductive type body region, a heavily doped first conductive type source region and a heavily doped second conductive type contact region, the heavily doped first conductive type source region and the heavily doped second conductive type contact region are positioned above the drift layer, the gate electrode and the topmost source electrode are positioned in the heavily doped first conductive type source region and the heavily doped second conductive type contact region, the source electrode is connected with the heavily doped first conductive type source region and the heavily doped second conductive type contact region, and the gate electrode and the source electrode are isolated through an interlayer dielectric layer; a gate oxide layer is arranged between the gate electrode and the second conductive type body region, between the lightly doped first conductive type doping region and between the heavily doped first conductive type source regions. The second conduction type doped regions are mutually independent in the device range (comprising an MOS active region and a terminal region), and the second conduction type body regions in the active region are mutually independent; wherein potentials of the second conductivity type doped region and the second conductivity type body region are connected through the source electrode.
Furthermore, the length range of the terminal area is between 50 um and 300 um.
Further, the thickness of the field oxide layer under the floating polycrystalline field plate is 0.6 um-2.0 um.
Furthermore, a polysilicon gate electrode is arranged at the joint of the active region and the terminal region, the length of the polysilicon gate electrode extending to the terminal region covers at least one group of the first conductive type doped region and the second conductive type doped region, and a gate oxide layer is arranged below the polysilicon gate electrode.
Furthermore, the coverage length of the polysilicon gate electrode extending to the terminal area is greater than 40 um, and the thickness of the gate oxide layer is 0.08 um-0.12 um.
Further, the second conductive type doped regions at the corners of the device have a rounded chamfered form arrangement.
Further, the radius of curvature of the chamfer is greater than 50 um.
Furthermore, floating polycrystalline field plates and/or floating metal field plates in the X-axis direction are in floating island structures which are not connected with each other.
The second objective of the present invention is also to provide a method for manufacturing the superjunction device, wherein the method comprises the following steps:
1) Forming a drift layer consisting of first conductive type doping regions and second conductive type doping regions which are alternately arranged on a semiconductor substrate;
2) Growing a field oxide layer by thermal oxidation, and defining an active region by photoetching;
3) Injecting and growing a gate oxide layer by the JFET;
4) Depositing first conductive type polycrystalline silicon to manufacture a gate electrode and a floating polycrystalline field plate;
5) Injecting boron by taking the polycrystalline silicon as a mask and pushing the boron to form a second conductive type body region;
6) Doping and injecting the first conductive type to form a heavily doped first conductive type source region and a first conductive type termination ring of the device;
7) Performing boron injection to form a heavily doped second conductive type contact region;
8) Depositing an interlayer medium and etching a contact hole;
9) And sputtering metal Al to form a source electrode and a floating metal field plate.
Furthermore, the second conductive type body region adopts a polysilicon gate electrode as an injection blocking layer, and the polysilicon gate electrode and the floating polysilicon field plate are formed simultaneously.
In one embodiment provided by the present invention, the present invention provides a novel super junction MOS structure comprising a drain electrode at the bottom, and n on the drain electrode + A substrate region, aN is + Over the substrate region is a series of n alternately arranged - Type-doped column and p - A drift layer composed of type doped columns, a p-type body region is arranged above the drift layer, and n is arranged above the p-type body region + A source region of type p + A type contact region, and said n + Type source region and p + The type contact region is connected with the source electrode, and the source electrode is isolated from the gate electrode through the interlayer dielectric layer. The region where the p-type body region is located is called an active region, and the region between the cut-off of the p-type body region and the edge of the super junction MOS structure is called a termination region. In the terminal region, n - Type-doped column and p - The type-doped column extends all the way to the semiconductor surface, above which is a field oxide layer. The field oxide layer is provided with a plurality of floating polycrystalline field plates on the upper surface, floating metal field plates are arranged above the floating polycrystalline field plates, and the floating polycrystalline field plates are isolated from the floating metal field plates through interlayer dielectric layers. The super junction MOS device is characterized in that a p-type body region (a main junction region) is not arranged below a gate pad of the super junction MOS device; any p column or n column in the device range (including the MOS active region and the termination region) is independent; and the terminal region only has p columns and n columns which are alternately arranged in the semiconductor, and no additional doped regions such as p-type protection rings and the like are provided. The relative position of the polycrystalline field plate and the p column meets the condition that the polycrystalline field plate extends from the center position of the p column to the terminal direction, the position of the floating metal field plate in the horizontal direction is positioned in the middle of the floating polycrystalline field plate, and the floating metal field plate and the polycrystalline field plate can be mutually overlapped, or one side of the floating metal field plate and the polycrystalline field plate can be overlapped or both sides of the floating metal field plate can not be overlapped; the floating metal field plate and the polycrystalline field plate are not connected with the p columns and the n columns which are alternately arranged.
In the above embodiment, since no main junction is required and no additional doped region needs to be introduced into the termination region, a simpler process can be adopted, and the specific steps are as follows:
1) Forming alternately arranged p columns and n columns on the semiconductor substrate by utilizing multi-step epitaxy or deep groove etching and filling; 2) Growing a field oxide layer by thermal oxidation, and defining an active region by photoetching;
3) Injecting and growing a gate oxide layer by the JFET;
4) Depositing n-type polycrystalline silicon to manufacture a polycrystalline silicon gate electrode and a polycrystalline field plate of the device;
5) Injecting boron by taking the polycrystalline silicon as a mask and pushing the junction to form a P-type body region;
6) Arsenic is injected to form a source electrode and a stop ring of the device;
7) Boron implantation is performed to form p + A type contact region;
8) Depositing an interlayer medium and etching a contact hole;
9) And sputtering metal Al to form a metal electrode and a metal field plate of the device.
As described above, the invention can ensure that the terminal region can bear higher blocking voltage under the condition of not adopting a main junction and not introducing an additional doping region. And because the main junction is not adopted in the design, the p-type body region can adopt the polysilicon gate electrode as an injection blocking layer, so that a photoetching plate of the p-type body region can be saved, and the manufacturing cost is saved. In addition, the chip area can be reduced without a main junction, and the cost is further saved.
In addition, a second conductive type protection ring doping region is not required to be arranged below the floating polycrystalline field plate and the floating metal field plate; besides the P-type body region, a guard ring doping region of the second conduction type is not needed under the metal gate electrode and the polysilicon gate electrode.
Drawings
Fig. 1 is a schematic cross-sectional structure diagram of a conventional super junction MOS device 001.
Fig. 2 is a schematic top view of a super junction MOS device 002 according to the first embodiment of the present invention.
Fig. 3 shows a super junction MOS device 002 along a according to the first embodiment of the present invention - The cross section structure in the direction A' is schematic.
Fig. 4 shows a super junction MOS device 002 along a according to the first embodiment of the present invention - A' and B - Electric field distribution in the B' direction.
Fig. 5 (base:Sub>A) isbase:Sub>A schematic cross-sectional structure view ofbase:Sub>A super junction MOS device 003 along thebase:Sub>A-base:Sub>A' direction according to the second embodiment of the present invention.
Fig. 5 (b) is a schematic diagram comparing the gate-drain capacitances of the super junction MOS devices according to the first embodiment and the second embodiment of the present invention.
Fig. 6 (a) is a schematic top-view structure diagram of a super junction MOS device 004 according to the third embodiment of the present invention.
Fig. 6 (b) is a comparison graph of experimental results of leakage current of the super junction MOS device using the first embodiment and the third embodiment of the present invention.
Fig. 7 is a schematic top-view structure diagram of a super junction MOS device 004 according to a fourth embodiment of the present invention.
Detailed Description
Embodiments of the device of the present invention will be specifically exemplified below. It is noted that in the following description of the superjunction MOS device embodiments of the present invention, the semiconductor substrate of the superjunction MOS device is considered to be composed of a silicon (Si) material. However, the substrate may be formed of any other material suitable for fabricating MOS devices, such as germanium (Ge), silicon carbide (SiC), and the like. In the following description, the dielectric material of the superjunction MOS device may be made of silicon oxide (SiO) x ) And (4) forming. However, other dielectric materials may be used, such as silicon nitride (Si) x N y ) Aluminum oxide (Al) x O y ) And silicon oxynitride (Si) x N y O z ) And the like. In the following description, the conductivity types of a semiconductor region are classified into p-type and n-type. A p-type conductivity semiconductor region may be formed by doping the original semiconductor region with one or more impurities which may be, but are not limited to: boron (B), aluminum (Al), gallium (Ga), and the like. An n-type conductive semiconductor region may also be formed by doping the original semiconductor region with one or more impurities which may be, but are not limited to: phosphorus (P), arsenic (As), tellurium (Sb), selenium (Se), protons (H) + ) And so on.
Example 1
Device 002 is a super junction MOS device according to the first embodiment of the present invention. Similar to the super junction MOS device 001 in the prior art, the drift layer of the super junction MOS device of the present invention has a series of p columns and n columns arranged at intervals, and the widths of the p columns and the n columns may be equal or different. FIG. 3 is a cross-sectional view of device 002 corresponding to AA' in FIG. 2Intention is. Viewed in cross-section, device 002 has: a drain electrode (222), n, at the bottom + A substrate region (207) is located above the drain electrode (222) at n + Over the substrate region (207) is a series of n alternately arranged - A type-doped region (201) and p - A drift layer consisting of a doped region (202), a p-type body region (203) above the drift layer, and an n-type body region (203) above the p-type body region (203) + A source region (204) and p + A contact region (205) of type, and said n + A source region (204) and p + The type contact region (205) is connected with a source electrode (221), and the source electrode (221) is isolated from the polysilicon gate electrode (223) through an interlayer dielectric layer. Polysilicon gate electrode (223) and P-type body region (203), n - A type doped region (201) and a portion of n + A gate oxide layer (211) is arranged between the type source regions (204), and the region where the P-type body region (203) is located is called as an active region; the region between the cut-off of the p-type body region (203) and the edge of the device (right side in the figure) is called the termination region. In the terminal region, n - A type-doped region (201) and p - The type-doped region (202) extends all the way to the semiconductor surface, above which is a field oxide layer (212). The upper surface of the field oxide layer (212) is provided with a plurality of floating polycrystalline field plates (226), floating metal field plates (224) are arranged above the space between adjacent floating polycrystalline field plates (226), and the floating polycrystalline field plates (226) and the floating metal field plates (224) are isolated through interlayer dielectric layers. At the outermost peripheral edge of the device surface, there is also an n-type termination ring (206) and a termination field plate (225) above it. As mentioned above, to ensure that the device can withstand a sufficient breakdown voltage, the parameters of the double-layer floating field plate can be designed as follows: a single floating poly field plate (226) is typically more than a few microns wide, and may also cover one or more groups of adjacent p-pillars and n-pillars, from the center of the p-pillar to a position above the adjacent n-pillar. The floating metal field plate (224) is positioned between the two floating polycrystalline field plates (226) in the horizontal direction, the floating metal field plate (224) and the floating polycrystalline field plate (226) can be mutually overlapped, or one side is overlapped or both sides are not overlapped,the width of which is typically more than a few microns. The thickness of a field oxide layer (212) below the floating polycrystalline field plate (226) is 600 nm-2000 nm, and the thickness of an interlayer dielectric (ILD) is 80 nm-2000 nm.
As previously described, device 002 no longer has a main junction that occupies a significant amount of chip area, and no additional doped region is present in the termination region, so that the p-type body region 203 can be formed using a polysilicon gate electrode as an implant stop, thereby eliminating the need for a photolithographic mask for the p-type body region 203, and further reducing the chip area without the main junction.
The corresponding fabrication process steps are designed as follows, depending on the structural design of the device 002. 1) Filling the semiconductor substrate by multi-step epitaxy or deep trench etching to form n arranged alternately - A type-doped region (201) and p - A type-doped region (202); 2) Growing a field oxide layer (212) by thermal oxidation, and defining an active region by photoetching; 3) Injecting and growing a gate oxide layer (211) by the JFET; 4) Depositing n-type polycrystalline silicon to manufacture a polycrystalline silicon gate electrode (223) and a floating polycrystalline field plate (226) of the device; 5) Injecting boron by taking the polycrystalline silicon as a mask and pushing the junction to form a P-type body region (203); 6) Arsenic implant to form n of the device + A source region (204) and an n-type termination ring (206); 7) Boron implantation is performed to form p + A contact region (205); 8) Depositing an interlayer medium and etching a contact hole; 9) And sputtering metal Al to form a source electrode (221), a metal gate electrode (227) and a floating metal field plate (224) of the device.
When the super junction MOS is in a blocking state, adjacent p columns (p) in the drift layer of the active region - Type doped region) and n-pillar (n) - Type doped region) are mutually and rapidly depleted in the horizontal direction, because the numbers of impurity ions in the p column and the n column are basically equal, when the p column and the n column are completely depleted, the distribution of a longitudinal electric field in the drift layer is close to a rectangular shape, and the integral of the longitudinal electric field is the withstand voltage born by the active region, the required breakdown voltage can be realized by only selecting the appropriate thickness of the drift layer without using a low-doped drift layer theoretically, and the on-resistance of the super-junction MOS device is effectively reduced. However, the area of the active region is limited after allAt the edge cut-off of the active region, an electric field is concentrated due to the influence of the curvature effect of the PN junction, so that the electric field is increased, and the withstand voltage of the device is reduced. In the super junction MOS device, the withstand voltage of the termination region in the vertical direction is similar to that of the active region, and the withstand voltage is maintained by means of mutual depletion between the p column and the n column to achieve charge balance, but the withstand voltage in the horizontal direction needs to be specially designed. Based on this, the present invention uniquely designs the termination region of the superjunction device in conjunction with the actual fabrication of the device.
The principle of withstand voltage of the terminal structure of the present invention is explained as follows: fig. 2 is a top view of the device of the present invention, and there are two cross sections in different directions from the top view, namely, the cross section along AA 'position and the cross section along BB' position, and there is a difference between the device structures on the two cross sections. The direction along the AA' position is perpendicular to the p-pillar and n-pillar distribution, so that the alternating arrangement of p-pillars and n-pillars is visible in this cross-section, as shown in fig. 3; the direction along the BB' position is parallel to the p-pillar and n-pillar distribution, so only a single p-pillar or n-pillar is visible on the cross-section. The distribution of the surface electric field is also different due to the difference in device structure across the cross section. Curve 1 in FIG. 4 is the surface electric field distribution along AA', and since the cross section shows the alternating p-pillars and n-pillars, the interface of these p-pillars and n-pillars is the pn junction, the electric field distribution is a wave shape with a plurality of triangles connected. Curve 2 in fig. 4 is the surface electric field distribution along the BB' position, and since a single p-column or n-column is seen on the cross section, the electric field distribution is a uniform straight line, and the electric field value is lower than the peak of the wave-like electric field. Thus, to ensure that the termination region can withstand sufficient breakdown voltage in the horizontal direction, it is necessary to ensure that the surface electric field across the cross-section in both directions does not exceed the critical breakdown voltage for a given breakdown voltage. According to the invention, the peak values of the surface electric fields at AA 'and BB' positions are reduced by optimally designing the floating polycrystalline field plate and the metal field plate. In addition, the existence of the field plate can optimize the electric field and simultaneously can further shield the influence of the electric charges on the electric field of the semiconductor surface.
Example 2
Fig. 5 (a) is a schematic cross-sectional structure diagram of a super junction MOS device 003 according to the second embodiment of the present invention. With respect to device 002 of the first embodiment of the present invention, device 003 also has the following characteristics: the length of the polysilicon gate electrode (323) at the junction of the active region and the termination region of the device extending into the termination region is longer, and in general, the polysilicon gate electrode (223) at the junction of the active region and the termination region of the device of the first embodiment covers n - The width and length of the type doping region (201) are generally 10-20 um; the second embodiment has a polysilicon gate electrode (323) at the junction of the active region and the termination region covering more than one group of n - A type-doped region (301) and p - A type-doped region (302) generally greater than 40 um in length; and a gate oxide layer (311) is arranged below the polycrystalline silicon gate electrode (323) at the joint of the active region and the terminal region of the device, and the thickness of the gate oxide layer is 0.08 um-0.12 um. This feature of device 003 is beneficial for increasing the gate-drain capacitance C of super junction MOS device gd Capacitor of gate-drain type C gd The larger the super junction MOS device is, the slower the switching process of the super junction MOS device is, and the soft switching performance of the device can be improved. FIG. 5 (b) shows the gate-drain capacitance C gd With drain-source voltage V DS Graph of the variation. With drain-source voltage V DS Increase of (2), gate-drain capacitance C gd Sharply decreases when the drain-source voltage V DS After the voltage is increased to a certain value (generally 20V to 50V, and the value is related to the structural parameters of the super junction MOS device), the gate-drain capacitance C gd Slightly increased and finally stabilized to a certain value. For the first embodiment, the gate-drain capacitance C gd At a high drain-source voltage V DS Lower (greater than 100V), gate-drain capacitance C gd Less than 5 pF; by adopting the second embodiment, under the condition that the coverage length of a polysilicon gate electrode (323) at the joint of the active region and the terminal region of the device is more than 40 um, the gate-drain capacitance C gd Greater than 10 pF.
Example 3
Fig. 6 (a) is a top view of a super junction MOS device 004 according to the third embodiment of the present invention. Comparing the top view of the first embodiment, this embodiment has the following features: at the four corners of the device, the p-pillars (402) have a rounded, chamfered arrangement with a radius of curvature (typically greater than 50 um) that is compatible with the floating bodyThe curvature radius of the empty polycrystalline field plate (426) or the floating metal field plate (424) is the same or different. The characteristic of the device 004 is beneficial to improving the breakdown characteristic of the device and reducing the leakage current of the device. This is because in the actual device manufacturing process, the n pillars (401) and the p pillars (402) arranged in a periodic manner are cut off at the edge of the device, the chamfer arrangement at the four corners is beneficial to the uniformity of the device manufacturing, and the depletion layer can be guaranteed to be limited in the floating metal field plate (424) at the outermost periphery when the device breaks down. FIG. 6 (b) shows leakage current I of a device employing the first and third embodiments DSS As a result of experiments, the leakage current I of the device can be reduced by adopting the round chamfer arrangement form of the p pillars (402) of the third embodiment DSS And a leakage current I DSS The discreteness is small.
Example 4
Fig. 7 is a top view of a super junction MOS device 005 according to a fourth embodiment of the present invention. Comparing the top view of the third embodiment, this embodiment has the following features: the floating polycrystalline field plate (526) has island-shaped structures in a direction (x-axis direction) perpendicular to the p-pillar (502), and the island-shaped structures are not connected with each other. The position of the p-pillar is positioned between adjacent p-pillars or overlapped with the p-pillar on one side or overlapped with the p-pillars on both sides; the floating poly field plate (526) is connected with the four chamfer positions into a whole in the direction (z-axis direction) parallel to the p column (502) and has the same potential. The floating metal field plate (524) may have a ring structure as the polycrystalline field plate (426) in fig. 6, or may have a floating island structure in the same form as the floating polycrystalline field plate (526) in fig. 7. The 005 floating island type floating field plate structure of the device is beneficial to reducing the parasitic capacitance of the device and improving the response speed of the device. On the other hand, the floating island type polysilicon floating field plate is beneficial to releasing the stress of polysilicon and improving the reliability of the device.
Claims (9)
1. A super junction device comprises a drain electrode positioned at the bottom, a heavily doped substrate region of a first conduction type positioned above the drain electrode, a drift layer, an active region and a terminal region, wherein the drift layer is positioned above the heavily doped substrate region of the first conduction type and consists of a series of first conduction type doped regions and second conduction type doped regions which are alternately arranged; the device is characterized in that the terminal region comprises a field oxide layer positioned above the drift layer, more than one floating polycrystalline field plate positioned on the upper surface of the field oxide layer, and a floating metal field plate positioned above the floating polycrystalline field plate and at least covering the interval of two adjacent floating polycrystalline field plates, wherein the floating polycrystalline field plate is isolated from the floating metal field plate through an interlayer dielectric layer, and the floating polycrystalline field plate extends from the central position of the second conductive type doping region to the upper position of the adjacent or separated first conductive type doping region;
viewed from the overlooking direction, the floating polycrystalline field plate in the direction vertical to the second conductive type doping area is of an unconnected island-shaped floating island structure, or the floating polycrystalline field plate and the floating metal field plate are of unconnected island-shaped floating island structures;
and viewed from the top, the floating polycrystalline field plate is connected with the four chamfer positions into a whole in the direction parallel to the second conduction type doping region and has the same potential.
2. The superjunction device of claim 1, wherein the termination region has a length in a range between 50 um and 300 um.
3. The superjunction device of claim 1, wherein a thickness of the field oxide layer under the floating polycrystalline field plate is 0.6 um to 2.0 um.
4. The superjunction device of claim 1, wherein a polysilicon gate electrode is disposed at the junction of the active region and the termination region, the polysilicon gate electrode extending to the termination region for a length that covers at least one of the first conductivity-type doped region and the second conductivity-type doped region, and a gate oxide layer is disposed below the polysilicon gate electrode.
5. The superjunction device of claim 4, wherein the coverage length is greater than 40 um, and the gate oxide layer has a thickness of 0.08 um to 0.12 um.
6. The superjunction device of claim 1, wherein the second-conductivity-type-doped regions at the corners of the device have a rounded-off arrangement.
7. The superjunction device of claim 6, wherein a radius of curvature of the chamfer is greater than 50 um.
8. The method for manufacturing a superjunction device according to any of claims 1 to 7, wherein the method for manufacturing comprises the steps of:
1) Forming a drift layer consisting of first conductive type doping regions and second conductive type doping regions which are alternately arranged on a semiconductor substrate;
2) Growing a field oxide layer by thermal oxidation, and defining an active region by photoetching;
3) Injecting and growing a gate oxide layer by the JFET;
4) Depositing first conductive type polycrystalline silicon to manufacture a gate electrode and a floating polycrystalline field plate;
5) Injecting boron by taking the polycrystalline silicon as a mask and pushing the junction to form a second conductive type body region;
6) Doping and injecting the first conductive type to form a heavily doped first conductive type source region and a first conductive type termination ring of the device;
7) Performing boron injection to form a heavily doped second conductive type contact region;
8) Depositing an interlayer medium and etching a contact hole;
9) And sputtering metal Al to form a source electrode and a floating metal field plate.
9. The method for manufacturing a superjunction device according to claim 8, wherein the second conductivity type body region uses a polysilicon gate electrode as an injection blocking layer, and the polysilicon gate electrode and the floating polysilicon field plate are formed simultaneously.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110686877.0A CN113471291B (en) | 2021-06-21 | 2021-06-21 | Super junction device and manufacturing method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110686877.0A CN113471291B (en) | 2021-06-21 | 2021-06-21 | Super junction device and manufacturing method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113471291A CN113471291A (en) | 2021-10-01 |
| CN113471291B true CN113471291B (en) | 2023-03-31 |
Family
ID=77868925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110686877.0A Active CN113471291B (en) | 2021-06-21 | 2021-06-21 | Super junction device and manufacturing method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113471291B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113808951B (en) * | 2021-11-18 | 2022-02-11 | 南京华瑞微集成电路有限公司 | Anti-electromagnetic interference super-junction MOS device and manufacturing method thereof |
| CN114823873B (en) * | 2022-04-28 | 2023-10-27 | 电子科技大学 | Super junction power device terminal structure |
| CN115188800A (en) * | 2022-06-30 | 2022-10-14 | 深圳市千屹芯科技有限公司 | Super junction power device |
| CN115241281A (en) * | 2022-09-15 | 2022-10-25 | 北京芯可鉴科技有限公司 | Power semiconductor device terminal and manufacturing method |
| CN115241183B (en) * | 2022-09-15 | 2023-01-24 | 北京芯可鉴科技有限公司 | Voltage clamped superjunction device and method of manufacture |
| CN115224024B (en) * | 2022-09-15 | 2023-01-24 | 北京芯可鉴科技有限公司 | Super junction device of integrated gate-drain capacitor and manufacturing method |
| CN115911091B (en) * | 2022-11-03 | 2023-09-15 | 上海功成半导体科技有限公司 | Photomask, superjunction device and layout structure thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4774580B2 (en) * | 1999-08-23 | 2011-09-14 | 富士電機株式会社 | Super junction semiconductor device |
| JP2008187125A (en) * | 2007-01-31 | 2008-08-14 | Toshiba Corp | Semiconductor device |
| JP2014003200A (en) * | 2012-06-20 | 2014-01-09 | Renesas Electronics Corp | Vertical power mosfet and semiconductor device |
| JP5863574B2 (en) * | 2012-06-20 | 2016-02-16 | 株式会社東芝 | Semiconductor device |
| CN102760756B (en) * | 2012-06-30 | 2014-12-17 | 东南大学 | Super junction metallic oxide field effect tube terminal structure with floating field plate |
| CN105655384A (en) * | 2014-11-11 | 2016-06-08 | 成都星芯微电子科技有限公司 | Super junction device and corner structure layout design and manufacture process thereof |
| WO2017090183A1 (en) * | 2015-11-27 | 2017-06-01 | サンケン電気株式会社 | Semiconductor device |
-
2021
- 2021-06-21 CN CN202110686877.0A patent/CN113471291B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN113471291A (en) | 2021-10-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113471291B (en) | Super junction device and manufacturing method thereof | |
| CN102130181B (en) | Lateral super junction device with high substrate-drain breakdown and embedded avalanche clamp diode | |
| US7655975B2 (en) | Power trench transistor | |
| US8294235B2 (en) | Edge termination with improved breakdown voltage | |
| KR100675219B1 (en) | Semiconductor device and method of manufacturing the same | |
| EP1803159B1 (en) | Mos-gated transistor with reduced miller capacitance | |
| US6849880B1 (en) | Power semiconductor device | |
| TWI487069B (en) | Semiconductor device and method of forming a semiconductor device | |
| US8330213B2 (en) | Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges | |
| EP1290735B1 (en) | Semiconductor device | |
| KR20150135104A (en) | Semiconductor device | |
| EP3005419A1 (en) | Trench shield connected jfet | |
| EP1145326A3 (en) | Cellular trench-gate field-effect transistors | |
| US20110298042A1 (en) | Power semiconductor device with trench bottom polysilicon and fabrication method thereof | |
| KR20010062630A (en) | semiconductor device and method thereof | |
| US20220384578A1 (en) | Semiconductor device | |
| KR20150018267A (en) | Power semiconductor device and method of fabricating the same | |
| CN116031303B (en) | Super junction device, manufacturing method thereof and electronic device | |
| US8847307B2 (en) | Power semiconductor devices, methods, and structures with embedded dielectric layers containing permanent charges | |
| CN117080245A (en) | Power semiconductor device and preparation method thereof | |
| KR20180111514A (en) | Semiconductor device and method of manufacturing the same | |
| US20200279911A1 (en) | Super junction semiconductor device and method of manufacturing the same | |
| US11855136B2 (en) | Super junction semiconductor device and method of manufacturing the same | |
| US12002849B2 (en) | Super junction semiconductor device and method of manufacturing the same | |
| CN112289845A (en) | Semiconductor device with JFET area layout design |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |