CN113452934A - Image playing system and image data transmission device and method with synchronous data transmission mechanism - Google Patents

Image playing system and image data transmission device and method with synchronous data transmission mechanism Download PDF

Info

Publication number
CN113452934A
CN113452934A CN202010222206.4A CN202010222206A CN113452934A CN 113452934 A CN113452934 A CN 113452934A CN 202010222206 A CN202010222206 A CN 202010222206A CN 113452934 A CN113452934 A CN 113452934A
Authority
CN
China
Prior art keywords
pulse width
image data
data transmission
original
smaller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010222206.4A
Other languages
Chinese (zh)
Other versions
CN113452934B (en
Inventor
宋廉祥
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Realtek Semiconductor Corp
Original Assignee
Realtek Semiconductor Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Realtek Semiconductor Corp filed Critical Realtek Semiconductor Corp
Priority to CN202010222206.4A priority Critical patent/CN113452934B/en
Publication of CN113452934A publication Critical patent/CN113452934A/en
Application granted granted Critical
Publication of CN113452934B publication Critical patent/CN113452934B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/222Studio circuitry; Studio devices; Studio equipment
    • H04N5/262Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • H04N5/268Signal distribution or switching
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00Details of television systems
    • H04N5/76Television signal recording
    • H04N5/765Interface circuits between an apparatus for recording and another apparatus

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)

Abstract

An image data transmission apparatus having a synchronous data transmission mechanism, comprising: the training pattern signal is transmitted to an image data transmission circuit and a locking confirmation circuit of the image data receiving device. The lock confirmation circuit receives an original signal having an original pulse width from the image data receiving device and generates an output signal. And the image data transmission circuit judges that the image data receiving device locks the frequency and carries out synchronous image data transmission when the output pulse width is larger than the pulse width threshold value. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is not smaller than the pulse width threshold value, the locking confirmation circuit makes the output pulse width be an elongated pulse width. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is smaller than the pulse width threshold value, the locking confirmation circuit enables the output pulse width to be shortened.

Description

Image playing system and image data transmission device and method with synchronous data transmission mechanism
Technical Field
The present invention relates to image transmission technology, and more particularly, to an image playing system, and an image data transmission device and method with a synchronous data transmission mechanism.
Background
Some consumer electronics products, such as televisions and smart phones, are increasingly popular with consumers due to their entertainment properties, and therefore have increasingly higher specification requirements. Taking lcd as an example, the size of the tv in recent years gradually increases from 50 inches to over 70 inches, because the tv with a large screen can provide better viewing experience.
On such a large-sized television, a plurality of image data transmission chips are often required to provide image data corresponding to different panel areas to the panel for playing. However, such a design requires the panel to be able to lock the frequency of the image data transmission chip for synchronized image data transmission and playback. Therefore, a precise synchronous data transmission mechanism must be provided between the image data transmission chips and the panel, so that the panel can correctly receive and play the image data transmitted by the image data transmission chips.
Disclosure of Invention
In view of the foregoing, it is an object of the present invention to provide an image playing system and an image data transmission device and method with a synchronous data transmission mechanism, so as to improve the prior art.
An embodiment of the present invention provides an image data transmission apparatus with a synchronous data transmission mechanism, comprising: a plurality of image data transmission circuits and a lock confirmation circuit. The image data transmission circuits are respectively configured to transmit training pattern (training pattern) signals to the image data receiving devices. The locking confirmation circuit is configured to receive an original signal with an original pulse width from the image data receiving device to generate an output signal, and further the image data transmission circuit is respectively configured to determine that the image data receiving device has locked the frequency according to the training pattern signal when the output pulse width of the output signal is greater than a pulse width threshold value, and perform synchronous image data transmission with the image data receiving device according to the timing sequence of the training pattern signal. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is not smaller than the pulse width threshold value, the lock confirmation circuit makes the output pulse width of the output signal be an elongated pulse width, the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is smaller than the pulse width threshold value, the locking confirmation circuit enables the output pulse width of the output signal to be the shortened pulse width, the difference between the shortened pulse width and the pulse width threshold value is not smaller than the preset value, and the shortened pulse width is smaller than the original pulse width.
Another objective of the present invention is to provide an image playing system, one embodiment of which comprises: an image data receiving device and an image data transmitting device. The image data transmission device includes: a plurality of image data transmission circuits and a lock confirmation circuit. The image data transmission circuits are respectively configured to transmit the training pattern signals to the image data receiving devices. The locking confirmation circuit is configured to receive an original signal with an original pulse width from the image data receiving device to generate an output signal, and further the image data transmission circuit is respectively configured to determine that the image data receiving device has locked the frequency according to the training pattern signal when the output pulse width of the output signal is greater than a pulse width threshold value, and perform synchronous image data transmission with the image data receiving device according to the timing sequence of the training pattern signal. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is not smaller than the pulse width threshold value, the lock confirmation circuit makes the output pulse width of the output signal be an elongated pulse width, the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width. When the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is smaller than the pulse width threshold value, the locking confirmation circuit enables the output pulse width of the output signal to be the shortened pulse width, the difference between the shortened pulse width and the pulse width threshold value is not smaller than the preset value, and the shortened pulse width is smaller than the original pulse width.
Another object of the present invention is to provide an image data transmission method with a synchronous data transmission mechanism, applied to an image data transmission device, wherein an embodiment of the method comprises: enabling a plurality of image data transmission circuits to respectively transmit training pattern signals to an image data receiving device; causing the lock confirmation circuit to receive an original signal having an original pulse width from the image data receiving device; the locking confirmation circuit judges whether the difference between the original pulse width and the pulse width threshold value is smaller than a preset value or not and whether the original pulse width is not smaller than the pulse width threshold value or not, and accordingly an output signal with an output pulse width is generated; when the difference between the original pulse width and the pulse width threshold value is smaller than a preset value and the original pulse width is not smaller than the pulse width threshold value, enabling the locking confirmation circuit to enable the output pulse width to be an elongated pulse width, wherein the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width; when the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is smaller than the pulse width threshold value, enabling the locking confirmation circuit to enable the output pulse width to be the shortened pulse width, enabling the difference between the shortened pulse width and the pulse width threshold value not to be smaller than the preset value and enabling the shortened pulse width to be smaller than the original pulse width; and enabling the plurality of image data transmission circuits to respectively judge that the image data receiving device locks the frequency according to the training pattern signal when the output pulse width of the output signal is greater than the pulse width threshold value, and synchronously transmit the image data with the image data receiving device according to the time sequence of the training pattern signal.
The features, operation and efficacy of the present invention will be described in detail below with reference to the accompanying drawings.
Drawings
FIG. 1 is a schematic diagram of an image playback system according to an embodiment of the present invention;
FIG. 2A shows waveforms of an original signal and an output signal according to an embodiment of the present invention;
FIG. 2B shows waveforms of an original signal and an output signal according to another embodiment of the present invention;
FIG. 2C is a waveform diagram of an original signal and an output signal according to another embodiment of the present invention; and
FIG. 3 is a flow chart of a method for transmitting image data with a synchronous data transmission mechanism according to an embodiment of the present invention.
Detailed Description
An object of the present invention is to provide an image playing system, an image data transmitting device with a synchronous data transmission mechanism and a method thereof, which can make an image data transmission circuit in the image data transmitting device accurately judge a signal transmitted by an image data receiving device so as to establish synchronous transmission of image data with the image data receiving device.
Please refer to fig. 1. Fig. 1 shows a schematic diagram of an image playing system 100 according to an embodiment of the present invention. The image playback system 100 includes an image data transmission device 110 and an image data reception device 120.
In one embodiment, the image playback system 100 is, for example, but not limited to, a television. The image data transmission device 110 is configured as a circuit that provides image data, and the image data reception device 120 is configured as a panel that receives and plays the image data.
Under the trend of larger and larger panel sizes, the image data transmission device 110 often transmits a plurality of image data (not shown) to the image data receiving device 120 through different internal circuits for displaying. Wherein different image data correspond to different panel display regions. Therefore, the image data transmission apparatus 110 needs to have a synchronous data transmission mechanism so that the image data receiving apparatus 120 can simultaneously display a plurality of image data signals according to a correct timing to generate a correct frame.
The image data transmission device 110 includes: a plurality of image data transmission circuits 130A to 130D and a lock confirmation circuit 140.
The image data transmission circuits 130A to 130D are respectively configured to transmit the training pattern signals TPA to TPD to the image data receiving apparatus 120. In one embodiment, the image data transmission of the image data transmission circuits 130A-130D is performed according to a high frequency clock signal, and thus has a higher data signal transition frequency. Therefore, the content of the training pattern signals TPA TPD includes, for example, but not limited to, longer strings of 0 and 1, so as to facilitate the image data receiving apparatus 120 to perform frequency locking according to the training pattern signals TPA TPD under the condition that the transition frequency of the data signals is lower.
After the image data receiving device 120 performs frequency locking according to the training pattern signals TPA-TPD, the image data transmitting circuits 130A-130D can know that the image data receiving device 120 has reached the frequency locking by the signal feedback, and then the image data transmitting circuits 130A-130D perform synchronous image data transmission with the image data receiving device 120 according to the timing sequence of the training pattern signals TPA-TPD.
In one embodiment, the signal transmitted back by the image data receiving device 120 is a signal with a specific pulse width. However, there may be noise-induced pulses on the channel between the image data receiver 120 and the lock confirmation circuit 140. Therefore, an identification mechanism is required at one end of the image data transmission device 110 to distinguish the real frequency lock confirmation signal or noise transmitted back from the image data reception device 120.
In one embodiment, the lock confirmation circuit 140 is disposed in the image data transmission circuit 130A and configured to receive the original signal OLO from the image data receiving apparatus 120 to generate the output signal OUT.
More specifically, the lock determination circuit 140 is configured to determine a difference between a pulse width of the original signal OLO and a pulse width threshold, and compare the pulse width with the pulse width threshold, so as to generate the output signal OUT according to the determination result and the comparison result.
Please refer to fig. 2A. Fig. 2A shows waveforms of the original signal OLO and the output signal OUT according to an embodiment of the invention.
In the embodiment of fig. 2A, the original signal OLO has an original pulse width OW 1. The lock determination circuit 140 is configured to determine a difference between the original pulse width OW1 and the pulse width threshold WT, and compare the original pulse width OW1 with the pulse width threshold WT.
When the lock confirmation circuit 140 determines that the difference between the original pulse width OW1 and the pulse width threshold WT is smaller than the predetermined value and the original pulse width OW1 is not smaller than the pulse width threshold WT, the output pulse width of the output signal OUT is an elongated pulse width EW. Wherein the difference between the elongated pulse width EW and the pulse width threshold WT is not less than the predetermined value, and the elongated pulse width EW is greater than the original pulse width OW 1.
Please refer to fig. 2B. Fig. 2B shows waveforms of the original signal OLO and the output signal OUT according to another embodiment of the present invention.
In the embodiment of fig. 2B, the original signal OLO has an original pulse width OW 2. The lock determination circuit 140 is configured to determine a difference between the original pulse width OW2 and the pulse width threshold WT, and compare the original pulse width OW2 with the pulse width threshold WT.
When the lock determination circuit 140 determines that the difference between the original pulse width OW2 and the pulse width threshold WT is smaller than the predetermined value and the original pulse width OW2 is smaller than the pulse width threshold WT, the output pulse width of the output signal OUT is shortened by the pulse width SW. Wherein the difference between the shortened width SW and the width threshold WT is not less than the predetermined value, and the shortened width SW is less than the original width OW 2.
It is noted that, in one embodiment, the lock confirmation circuit 140 may also selectively set the shortened width SW to 0. In such a situation, the output signal OUT is actually completely low.
Please refer to fig. 2C. Fig. 2C shows waveforms of the original signal OLO and the output signal OUT according to another embodiment of the present invention.
In the embodiment of fig. 2C, the original signal OLO has an original pulse width OW 3. The lock determination circuit 140 is configured to determine a difference between the original pulse width OW3 and the pulse width threshold WT, and compare the original pulse width OW3 with the pulse width threshold WT.
When the lock determination circuit 140 determines that the difference between the original pulse width of the original signal OLO and the pulse width threshold WT is not smaller than the predetermined value, no matter how large the original pulse width OW3 is compared with the pulse width threshold, the output pulse width of the output signal OUT is directly made to be the original pulse width OW 3.
It should be noted that, in actual operation, the output signal OUT is generated after the original signal OLO is processed by the lock verification circuit 140, and the output signal OUT is delayed in timing from the original signal OLO. In more detail, the positive edge of the output signal OUT may actually follow the positive edge of the original signal OLO. However, in order to compare the pulse width differences, in the above fig. 2A to 2C, the positive edges of the original signal OLO and the output signal OUT are aligned and shown, rather than being shown according to the actual timing.
The image data transmission circuits 130A to 130D are respectively configured to receive the output signal OUT generated by the lock confirmation circuit 140 and determine whether to communicate with the image data receiving device 120 according to the output signal OUT. Since the lock confirmation circuit 140 is disposed in the image data transmission circuit 130A, it is necessary to provide the line transmission output signal OUT to the image data transmission circuits 130B to 130D.
In one embodiment, each of the image data transmission circuits 130A-130D is configured to determine whether the output pulse width of the output signal OUT is greater than a pulse width threshold WT.
When the lock confirmation circuit 140 outputs the output signal OUT having the extended pulse width EW as shown in fig. 2A, the image data transmission circuits 130A to 130D determine that the extended pulse width EW is greater than the pulse width threshold WT and that the image data receiving device 120 has locked the frequency according to the training pattern signals TPA to TPD. The image data transmission circuits 130A to 130D perform synchronous image data transmission with the image data receiving device 120 according to the timing of the training pattern signals TPA to TPD.
When the lock confirmation circuit 140 outputs the output signal OUT having the shortened pulse width SW as shown in fig. 2B, the image data transmission circuits 130A to 130D determine that the shortened pulse width SW is smaller than the pulse width threshold value WT, and the shortened pulse width SW represents noise, and determine that the image data receiving apparatus 120 does not lock the frequency.
When the lock confirmation circuit 140 outputs the output signal OUT having the original pulse width OW3 as shown in fig. 2C, the image data transmission circuits 130A to 130D determine the original pulse width OW 3. When the original pulse width OW3 is greater than the pulse width threshold WT, the image data transmission circuits 130A to 130D perform synchronous image data transmission with the image data receiving device 120 according to the timing of the training pattern signals TPA to TPD. When the original pulse width OW3 is smaller than the pulse width threshold WT, the image data transmission circuits 130A to 130D will consider that such an original pulse width OW3 represents noise, and determine that the image data receiving apparatus 120 is not locked to the frequency.
In one embodiment, the above-mentioned pulse width threshold value is, for example, but not limited to, 1 millisecond. Therefore, in general, the video data transmission circuit will determine that the video data receiving device has locked the frequency when the pulse width of the signal returned by the video data receiving device is greater than 1 ms, and determine that the video data receiving device has not locked the frequency when the pulse width of the signal is less than 1 ms, considering the pulse width of the signal as representing noise.
In one embodiment, the width of the waveform pulse width of the output signal OUT generated by the lock confirmation circuit 140 may be much larger than the pulse width threshold WT, rather than just slightly larger than the pulse width threshold as shown in fig. 2A or fig. 2C. However, as long as the image data transmission circuits 130A to 130D determine that the waveform pulse width (such as the elongated pulse width EW shown in fig. 2A and the original pulse width OW3 shown in fig. 2C) of the output signal OUT generated by the lock confirmation circuit 140 exceeds the pulse width threshold WT, the image data transmission circuits 130A to 130D may determine that the image data receiving device 120 has locked the frequency according to the training pattern signals TPA to TPD.
In some techniques, when the pulse width of the signal returned by the image data receiving device is relatively close to the pulse width threshold (e.g., 1 ms), different image data transmission circuits may generate different determination results, such that one portion of the image data transmission circuits determines that the image data receiving device has locked the frequency, and another portion of the image data transmission circuits determines that the image data receiving device has not locked the frequency. Such a situation will prevent the image data transmission circuit from correctly establishing data transmission with the image data receiving device.
The image data transmission device with the synchronous data transmission mechanism can judge the pulse width of the original signal returned by the image data receiving device by the arrangement of the locking confirmation circuit, thereby further adjusting the pulse width which is easy to cause doubt, eliminating the influence of noise and leading the image data transmission circuit to obtain a consistent judgment result. The image data transmission device can more accurately establish synchronous data transmission with the image data receiving device.
Note that the above-described embodiment is described by taking an example in which the lock confirmation circuit 140 is provided in the image data transmission circuit 130A. However, in other embodiments, the lock confirmation circuit 140 may be disposed in one of the other image data transmission circuits 130B to 130D, or disposed separately from the image data transmission circuits 130A to 130D.
Note that, in the above-described embodiment, the number of the image data transmission circuits 130A to 130D is merely one example. In other embodiments, the number of the image data transmission circuits 130A-130D may vary according to the design requirements of the image data receiving device 120.
It should be noted that in the embodiment of fig. 2A-2C, the original signal OLO received by the lock verification circuit 140 and the generated output signal OUT are illustrated by taking a forward waveform as an example, that is, the pulse width of the signal is defined by the interval from the low level to the high level and then to the low level. In another embodiment of the present invention, the original signal OLO received by the lock verification circuit 140 and the generated output signal OUT may also be displayed as a reversed waveform, i.e. the pulse width of the signal is defined by the interval from the high level to the low level and then to the high level.
Please refer to fig. 3. FIG. 3 is a flow chart of a method 300 for transmitting image data with a synchronous data transmission mechanism according to an embodiment of the present invention.
In addition to the aforementioned apparatuses, the present invention further discloses an image data transmission method 300 with a synchronous data transmission mechanism, which is applied to, for example, but not limited to, the image data transmission apparatus 110 included in the image playing system 100 of fig. 1. One embodiment of an image data transmission method 300 is shown in FIG. 3, and comprises the following steps:
s310: the image data transmission circuits 130A to 130D respectively transmit the training pattern signals TPA to TPD to the image data receiving device 120, so that the lock confirmation circuit 140 receives the original signal OLO having the original pulse width from the image data receiving device 120.
S320: the lock determination circuit 140 determines whether the difference between the original pulse width and the pulse width threshold is smaller than a predetermined value.
S330: when the difference between the original pulse width and the pulse width threshold is smaller than the preset value, the lock determination circuit 130 further determines whether the original pulse width is not smaller than the pulse width threshold.
S340: when the original pulse width is not less than the pulse width threshold, the output pulse width of the output signal OUT generated by the lock confirmation circuit 140 is an elongated pulse width, wherein the difference between the elongated pulse width and the pulse width threshold is not less than the preset value and the elongated pulse width is greater than the original pulse width.
S350: when the original pulse width is smaller than the pulse width threshold, the output pulse width of the output signal OUT generated by the lock confirmation circuit 140 is a shortened pulse width, wherein the difference between the shortened pulse width and the pulse width threshold is not smaller than a preset value and the shortened pulse width is smaller than the original pulse width.
S360: when the lock confirmation circuit 140 determines in step S320 that the difference between the original pulse width and the pulse width threshold is not smaller than the preset value, the output pulse width of the output signal OUT generated by the lock confirmation circuit 140 is the original pulse width.
S370: after the lock confirmation circuit 140 generates the output signal OUT in step S340, S350, or S360, the image data transmission circuits 130A to 130D determine whether the output pulse width of the output signal OUT is greater than the pulse width threshold.
S380: when the image data transmission circuits 130A to 130D determine that the output pulse width of the output signal OUT is greater than the pulse width threshold, the image data transmission circuits 130A to 130D determine that the image data receiving device 120 has locked the frequency according to the training pattern signals TPA to TPD, and perform synchronous image data transmission with the image data receiving device 120 according to the timing sequence of the training pattern signals TPA to TPD.
S390: when the image data transmission circuits 130A to 130D determine that the output pulse width of the output signal OUT is smaller than the pulse width threshold, the image data transmission circuits 130A to 130D determine that the image data receiving device 120 does not lock the frequency according to the training pattern signals TPA to TPD.
It should be noted that the above-described embodiment is only an example. In other embodiments, modifications can be made by one skilled in the art without departing from the spirit of the invention.
In summary, the image playing system, the image data transmission device with the synchronous data transmission mechanism and the method thereof in the present invention can make the image data transmission circuit in the image data transmission device accurately judge the signal transmitted by the image data receiving device, so as to establish the synchronous transmission of the image data with the image data receiving device.
Although the embodiments of the present invention have been described above, these embodiments are not intended to limit the present invention, and those skilled in the art can make variations on the technical features of the present invention according to the explicit or implicit contents of the present invention, and all such variations may fall within the scope of the patent protection sought by the present invention.
Description of the reference numerals
100 image playing system
110 image data transmission device
120 image data receiving apparatus
130A-130D image data transmission circuit
140 lock acknowledge circuit
EW elongated pulse Width
OLO original signal
OW1 original pulse Width
OW2 original pulse Width
OW3 original pulse Width
OUT is an output signal
SW shortening pulse width
TPA-TPD training pattern signal
WT pulse width threshold value
300 image data transmission method
S310 to S390 step

Claims (10)

1. An image data transmission apparatus having a synchronous data transmission mechanism, comprising:
a plurality of image data transmission circuits respectively configured to transmit the training pattern signal to the image data receiving apparatus;
a lock confirmation circuit configured to receive an original signal having an original pulse width from the image data receiving device to generate an output signal, and further to make the plurality of image data transmission circuits respectively configured to determine that the image data receiving device has locked a frequency according to the training pattern signal when the output pulse width of the output signal is greater than a pulse width threshold value, and perform synchronous image data transmission with the image data receiving device according to a timing sequence of the training pattern signal;
when the difference between the original pulse width and the pulse width threshold value is smaller than a preset value and the original pulse width is not smaller than the pulse width threshold value, the lock confirmation circuit makes the output pulse width of the output signal be an elongated pulse width, the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width;
when the difference between the original pulse width and the pulse width threshold is smaller than the preset value and the original pulse width is smaller than the pulse width threshold, the lock confirmation circuit makes the output pulse width of the output signal be a shortened pulse width, and the difference between the shortened pulse width and the pulse width threshold is not smaller than the preset value and the shortened pulse width is smaller than the original pulse width.
2. The image data transmitting device according to claim 1, wherein the image data transmitting circuits are respectively configured to determine that the image data receiving device does not lock the frequency according to the training pattern signal when the output pulse width is smaller than the pulse width threshold value.
3. The image data transmitting device as claimed in claim 1, wherein the lock-in verification circuit makes the output pulse width of the output signal equal to the original pulse width when the difference between the original pulse width and the pulse width threshold is not less than the predetermined value.
4. The image data transmission apparatus according to claim 1, wherein the lock confirmation circuit is independently disposed outside the plurality of image data transmission circuits.
5. The image data transmission apparatus according to claim 1, wherein the lock confirmation circuit is disposed in one of the plurality of image data transmission circuits.
6. The image data transmitting device according to claim 1, wherein the image data receiving device is a display panel of an image display system, the image data transmitting circuits are configured to transmit image data, and each of the image data corresponds to one of a plurality of display areas of the display panel.
7. An image playback system, comprising:
an image data receiving device; and
an image data transmission apparatus comprising:
a plurality of image data transmission circuits respectively configured to transmit training pattern signals to the image data receiving device; and
a locking confirmation circuit configured to receive an original signal having an original pulse width from the image data receiving device to generate an output signal according to a relationship between the original pulse width and a pulse width threshold value, and further to make the plurality of image data transmission circuits respectively configured to determine that the image data receiving device has locked a frequency according to the training pattern signal when the output pulse width of the output signal is greater than the pulse width threshold value, and perform synchronous image data transmission with the image data receiving device according to a timing sequence of the training pattern signal to make the image data receiving device play an image accordingly;
when the difference between the original pulse width and the pulse width threshold value is smaller than a preset value and the original pulse width is not smaller than the pulse width threshold value, the lock confirmation circuit makes the output pulse width of the output signal be an elongated pulse width, the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width;
when the difference between the original pulse width and the pulse width threshold is smaller than the preset value and the original pulse width is smaller than the pulse width threshold, the lock confirmation circuit makes the output pulse width of the output signal be a shortened pulse width, and the difference between the shortened pulse width and the pulse width threshold is not smaller than the preset value and the shortened pulse width is smaller than the original pulse width.
8. An image data transmission method with a synchronous data transmission mechanism is applied to an image data transmission device, and comprises the following steps:
enabling a plurality of image data transmission circuits to respectively transmit training pattern signals to an image data receiving device;
causing a lock confirmation circuit to receive an original signal having an original pulse width from the image data receiving device;
the locking confirmation circuit judges whether the difference between the original pulse width and the pulse width threshold value is smaller than a preset value or not and whether the original pulse width is not smaller than the pulse width threshold value or not, and accordingly an output signal with an output pulse width is generated;
when the difference between the original pulse width and the pulse width threshold value is smaller than a preset value and the original pulse width is not smaller than the pulse width threshold value, the lock confirmation circuit makes the output pulse width be an elongated pulse width, the difference between the elongated pulse width and the pulse width threshold value is not smaller than the preset value and the elongated pulse width is larger than the original pulse width;
when the difference between the original pulse width and the pulse width threshold value is smaller than the preset value and the original pulse width is smaller than the pulse width threshold value, the locking confirmation circuit enables the output pulse width to be a shortened pulse width, the difference between the shortened pulse width and the pulse width threshold value is not smaller than the preset value and the shortened pulse width is smaller than the original pulse width; and
and the image data transmission circuits respectively judge that the image data receiving device locks the frequency according to the training pattern signal when the output pulse width of the output signal is greater than the pulse width threshold value, and carry out synchronous image data transmission with the image data receiving device according to the time sequence of the training pattern signal.
9. The image data transmission method according to claim 8, further comprising:
and when the output pulse width of the image data transmission circuits is smaller than the pulse width threshold value, the image data receiving device is judged not to lock the frequency according to the training pattern signal.
10. The image data transmission method according to claim 8, further comprising:
when the difference between the original pulse width and the pulse width threshold value is not less than the preset value, the locking confirmation circuit makes the output pulse width of the output signal be the original pulse width.
CN202010222206.4A 2020-03-26 2020-03-26 Image playing system and image data transmission device and method with synchronous data transmission mechanism Active CN113452934B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010222206.4A CN113452934B (en) 2020-03-26 2020-03-26 Image playing system and image data transmission device and method with synchronous data transmission mechanism

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010222206.4A CN113452934B (en) 2020-03-26 2020-03-26 Image playing system and image data transmission device and method with synchronous data transmission mechanism

Publications (2)

Publication Number Publication Date
CN113452934A true CN113452934A (en) 2021-09-28
CN113452934B CN113452934B (en) 2024-02-13

Family

ID=77807110

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010222206.4A Active CN113452934B (en) 2020-03-26 2020-03-26 Image playing system and image data transmission device and method with synchronous data transmission mechanism

Country Status (1)

Country Link
CN (1) CN113452934B (en)

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6393069B1 (en) * 1998-02-17 2002-05-21 Fujitsu Limited Circuit and method for compensating for degradation in pulse width of burst data
TW200849972A (en) * 2007-06-15 2008-12-16 Holtek Semiconductor Inc Circuit and method for regulating image clock
CN103345192A (en) * 2013-06-12 2013-10-09 西安应用光学研究所 Intelligent clock synchronous-control circuit used for photoelectric tracker
CN104348587A (en) * 2013-08-02 2015-02-11 盛群半导体股份有限公司 Single-wire signal transmission device and transmission method
TW201519208A (en) * 2013-11-01 2015-05-16 Novatek Microelectronics Corp Display driving device and method for driving display
US20160224488A1 (en) * 2015-01-30 2016-08-04 Richwave Technology Corp. Bidirectional communication method between a master terminal and a slave terminal on a single transmission line
US20160372027A1 (en) * 2015-06-19 2016-12-22 Intel Corporation Enabling a chipset that supports a single display to support dual display
US20160379559A1 (en) * 2015-06-23 2016-12-29 Rohm Co., Ltd. Timing Controller, Electronic Apparatus Using the Same, Image Data Processing Method
US20190197941A1 (en) * 2017-12-26 2019-06-27 Samsung Electronics Co., Ltd. Data line driving circuit, display driving circuit, and method driving display
CN110389374A (en) * 2019-07-05 2019-10-29 东软医疗系统股份有限公司 A kind of front-end circuit and detector of detector

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6393069B1 (en) * 1998-02-17 2002-05-21 Fujitsu Limited Circuit and method for compensating for degradation in pulse width of burst data
TW200849972A (en) * 2007-06-15 2008-12-16 Holtek Semiconductor Inc Circuit and method for regulating image clock
CN103345192A (en) * 2013-06-12 2013-10-09 西安应用光学研究所 Intelligent clock synchronous-control circuit used for photoelectric tracker
CN104348587A (en) * 2013-08-02 2015-02-11 盛群半导体股份有限公司 Single-wire signal transmission device and transmission method
TW201519208A (en) * 2013-11-01 2015-05-16 Novatek Microelectronics Corp Display driving device and method for driving display
US20160224488A1 (en) * 2015-01-30 2016-08-04 Richwave Technology Corp. Bidirectional communication method between a master terminal and a slave terminal on a single transmission line
US20160372027A1 (en) * 2015-06-19 2016-12-22 Intel Corporation Enabling a chipset that supports a single display to support dual display
US20160379559A1 (en) * 2015-06-23 2016-12-29 Rohm Co., Ltd. Timing Controller, Electronic Apparatus Using the Same, Image Data Processing Method
US20190197941A1 (en) * 2017-12-26 2019-06-27 Samsung Electronics Co., Ltd. Data line driving circuit, display driving circuit, and method driving display
CN110389374A (en) * 2019-07-05 2019-10-29 东软医疗系统股份有限公司 A kind of front-end circuit and detector of detector

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
刘艳滢, 李桂菊, 冯晓勇: "高速数字式摄像机的控制与数据流远距离传输的研究", 长春理工大学学报, no. 02 *

Also Published As

Publication number Publication date
CN113452934B (en) 2024-02-13

Similar Documents

Publication Publication Date Title
US8154657B2 (en) Method and related device for determining timing sequence of video and audio data for high density multimedia interface
US11270614B2 (en) Data transmission method, timing controller, source driver and display device
US9935839B2 (en) Display data channel snooping scheme for retimers
US20110110412A1 (en) Transmitter-only ic chip having external loopback test function and external loopback test method using the same
US11368650B2 (en) Dynamic direction control in active cable
US7774516B2 (en) Communicating system and method thereof
US20240089532A1 (en) Scrambling device and scrambling method
CN113452934B (en) Image playing system and image data transmission device and method with synchronous data transmission mechanism
US10785386B1 (en) DP to HDMI converter and associated signal conversion method
US20070049117A1 (en) Data verification apparatus and data verification method
KR20090037327A (en) Receiving device, receiving method, information processing device, information processing method, and program
CN115665502B (en) Video data processing method, injection method, system, equipment and storage medium
US8238445B2 (en) Video and audio synchronization method and related apparatus for a multimedia interface
TWI733373B (en) Image display system and image data transmission apparatus and method thereof having synchronous data transmission mechanism
US9854233B2 (en) Apparatus for processing video, method of driving apparatus for processing video, and computer readable recording medium
US11302243B2 (en) Image display system and image data transmission apparatus and method thereof having synchronous data transmission mechanism
CN106331851B (en) Liquid crystal television and data processing device thereof
TWI435090B (en) Testing structure for shutter glasses, method and system utilizing the same
US20110013691A1 (en) Method and apparatus to generate differential skew effect on transition minimized differential signaling signals
US9912843B2 (en) HDMI receiving circuit and method for determining transmission mode
CN113747201B (en) Image playing system and image data transmission device and method with synchronous data transmission mechanism
US20150113194A1 (en) Common Interface/Conditional Access Module and Method of Transmitting Data between Common Interface Card and Integrated Circuit Chip thereof
US9640146B2 (en) Method for performing dithering upon both normal mode and self refresh mode in lower transmission data rate and related apparatus
US20180061303A1 (en) Display synchronization
JP2005269135A (en) Authentication apparatus and authentication method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant