CN103345192A - Intelligent clock synchronous-control circuit used for photoelectric tracker - Google Patents
Intelligent clock synchronous-control circuit used for photoelectric tracker Download PDFInfo
- Publication number
- CN103345192A CN103345192A CN201310233822XA CN201310233822A CN103345192A CN 103345192 A CN103345192 A CN 103345192A CN 201310233822X A CN201310233822X A CN 201310233822XA CN 201310233822 A CN201310233822 A CN 201310233822A CN 103345192 A CN103345192 A CN 103345192A
- Authority
- CN
- China
- Prior art keywords
- signal
- clock
- control circuit
- count
- input end
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Abstract
The invention discloses an intelligent clock synchronous-control circuit used for a photoelectric tracker. The circuit comprises a clock source and a CPLD chip, and a pull-up resistor is simply added to an outer timing input end. When an outer timing signal exists, a clock signal output by the clock source is triggered and received with the outer timing signal as a benchmark. With a counting method of a counter, clock synchronization signals, multi-channel video synchronization signals and synchronous sampling signals are generated, wherein the clock synchronization signals, the multi-channel video synchronization signals and the synchronous sampling signals are different in frequency and synchronous with the outer timing signal. When the outer timing signal does not exist, under the action of a fixed high electrical level provided by the pull-up resistor, the clock synchronization signals, the multi-channel video synchronization signals and the synchronous sampling signals can still be generated. The intelligent clock synchronous-control circuit used for the photoelectric tracker solves the system breakdown problem caused when the photoelectric tracker does not have outer timing input and meanwhile provides technical support for high-accuracy tracking of the photoelectric tracker on a high-speed target. The intelligent clock synchronous-control circuit used for the photoelectric tracker is strong in portability, good in expansibility, easy to achieve, high in synchronous signal accuracy, high in stability and capable of meeting development requirements of an accurate weapon system.
Description
Technical field
The invention belongs to the synchronous control technique field, relate generally to the clock synchronization control circuit that a kind of optronic tracker is used, relate in particular to optronic tracker and the real-time synchronous control circuit of outer time base.
Background technology
Optronic tracker is the chief component of armament systems, realization is measured in real time to the location parameter of moving target, and it generally comprises multiple sensors such as TV detector, thermal infrared imager, range finder using laser, reaches a plurality of control modules such as control computing machine and servo-drive system.Usually optronic tracker needs and the armament systems collaborative work, optronic tracker need receive the synchronous clock of armament systems output as the outside timing system benchmark of optronic tracker, by the processing of embedded clock synchronization control circuit, clock sync signal and the multi-channel video synchronizing signal of the multiple different frequency that generation and outside timing system signal are synchronous.Control by these synchronizing signals, make inner each units synchronization of optronic tracker, work in order, control different sensors and survey same target at synchronization, be conducive to the fusion of multisensor output data like this, each sensor output synchronous data sampling, synchronized transmission, reduce the propagation delay time of image data, improved tracking accuracy, the reliability and stability of optronic tracker.
Existing clock synchronization control circuit is made up of clock generator, counter, storer.This circuit need design the sequential of each synchronizing signal and the logical relation between signal in advance, utilize computer development to be specifically designed to the sequential software that the required generation signal condition of this circuit changes, clock sync signal, the multi-channel video synchronizing signal of the multiple different frequency that this software is generated by computing machine convert to and the data file of line output again, by programming tool this data file are solidificated in the storer at last.After this clock synchronization control circuit powers on, the clock signal that clock generator produces is as the clock input of counter, when the outside timing system signal is effective enable signal, flip-flop number begins counting, because the output of counter and the address wire of storer connect one to one, numerical value with counter adds up successively, thereby with the data file of storing in the storer in regular turn and line output, generates the required synchronizing signal of optronic tracker.Yet, this clock synchronization control circuit has the following disadvantages: 1) storer is the core devices of clock synchronization control circuit, its access time is generally 150ns～200ns, therefore require the clock generator frequency of operation must not be higher than 5MHz, all synchronizing signals of this circuit generation all have the time delay of 150ns～200ns with the outside timing system signal in addition, can produce the data lagging influence for following the tracks of high-speed target like this, reduce tracking accuracy; 2) rely on the outside timing system signal during this circuit working, when not having the outside timing system signal, this circuit can't operate as normal, causes optronic tracker " paralysis "; 3) utilize each synchronizing signal of storer and line output, if when having one tunnel synchronizing signal to adjust, need be according to the sequential redesign of each synchronizing signal, the design process more complicated, it is poor that ability can be revised in the scene.
Summary of the invention
The technical problem to be solved in the present invention is at the deficiencies in the prior art, but a kind of intelligent clock synchronization control circuit of autonomous classification coupling outside timing system signal is provided for optronic tracker.
For solving the problems of the technologies described above, optronic tracker intelligence clock synchronization control circuit provided by the invention comprises power supply, clock source, pull-up resistor R1 and synchronization control circuit, described synchronization control circuit is programmable logic device (PLD), this logical device comprises two input ends, six output terminals and built-in synchronization control circuit software package, input end 1 receives the outside timing system signal of armament systems output, and input end 2 receives the clock signal of described clock source output; The end of described pull-up resistor R1 is connected with described input end 1, and the other end is connected with described power supply, and the effect of pull-up resistor R1 is, input end 1 is drawn high to be fixing high level when not having input signal; When input signal is arranged, the level on the input end 1 is not exerted an influence; Described synchronization control circuit software package contains control module, counter and output module, the function of described control module is: inquiry input end 1, when outside timing system signal and outside timing system signal are enable signal, control input end 2 begins to receive the clock signal of described clock source output, when first pulse of clock signal arrives, to effective reset signal of described counter output; When input end 1 during for fixing high level, generate counting and instruct and also gives described counter; Monitor the count value of described counter, when the counting of counter exceeds when overflowing threshold value, and the next pulse of clock signal then generates with the effective reset signal of described clock signal with pulsewidth and namely overflows clear command and give counter when arriving;
The function of described counter is: automatic clear when receiving effective reset signal or overflowing reset signal; Automatically count when receiving under counting instruction and the clock signal triggering in described clock source, and give output module with count signal;
The function of described output module is, the count tag of count signal and various synchronizing signals compared: when count value reaches the count tag value of laser synchronizing signal, send the laser synchronizing signal by output terminal 1 to the range finder using laser in the optronic tracker; When count value satisfies the integral multiple of count value of servo synchronization signal, send servo synchronization signal by output terminal 2 to the servo-drive system in the optronic tracker; When count value reaches the count tag value of controlling synchronizing signal, control synchronizing signal by output terminal 3 to the control computing machine transmission in the optronic tracker; When count value reached TV Field sync mark value, sending pulsewidth by output terminal 4 TV detector in the optronic tracker was the TV synchronousing signal of 1.6ms; When count value reached infrared field synchronization mark value, sending pulsewidth by output terminal 5 thermal infrared imager in the optronic tracker was the infrared synchronizing signal of 1.6ms; When count value reaches the count tag value of synchronous sampling signal, send synchronous sampling signal by output terminal 6 to the control computing machine in the optronic tracker.
According to the present invention, described clock source is a 20MHz crystal oscillator, and described power supply is+the 5V power supply that the resistance of described R1 is 4.7K.
Beneficial effect of the present invention is embodied in the following aspects.
(1) the intelligent clock synchronization control circuit of the present invention's design is only used two devices, i.e. a clock source and a CPLD chip adopt the auxiliary synchronization control circuit software package design of hardware to realize optronic tracker real-time synchronous control circuit of base when outer simultaneously.Compared with prior art, the uncertainty of signal delay between counter and storer and the problem that synchronization accuracy is subject to memory performance have been solved, reduced the sync signal delay time, the precision of synchronizing signal and the reliability of circuit have been improved, simultaneously, the clock synchronization control circuit that adopts high frequency clock and programmable chip to realize is portable strong, favorable expandability can adapt to the growth requirement of arms of precision system.
(2) the intelligent clock synchronization control circuit of the present invention design is that the input end of synchronization control circuit increases a pull-up resistor simply at the outside timing system input end only, and the effect of this pull-up resistor is to provide fixedly high level for the outside timing system input end when no outside timing system signal.When the outside timing system signal, intelligence clock synchronization control circuit is benchmark with the outside timing system signal, clock sync signal and the multi-channel video synchronizing signal of the multiple different frequency that generation and outside timing system signal are synchronous, when no outside timing system signal, under the fixedly high level effect that pull-up resistor provides, intelligent clock synchronization control circuit still can generate above-mentioned clock sync signal and multi-channel video synchronizing signal.Compared with prior art, the invention solves system " paralysis " problem of optronic tracker when no outside timing system is imported, thereby improved the reliability of optronic tracker
(3) because the present invention can be according to working time and the sequential of each unit of optronic tracker, revise each synchronizing signal in the software count tag, overflow parameter such as threshold value, having solved optronic tracker clock reasonable resources distributes, the main control software of avoiding comprising multistage nested interrupt service routine moves the hidden danger of collapsing, and has improved the processing capability in real time of main control software.
(4) the intelligent clock synchronization control circuit output terminal of the present invention's design has increased by one tunnel high precision synchronous sampled signal, this synchronous sampling signal can be used as the time point of the current attitude amount of each cycle of sampling when optronic tracker enters the high speed tracking mode, like this, optronic tracker just can calculate and obtain optronic tracker output data with respect to the retardation time of outside timing system signal, thereby makes the optronic tracker realization to the high precision tracking of high-speed target.
Description of drawings
Fig. 1 is the theory diagram of the present invention's intelligence clock synchronization control circuit.
Fig. 2 is the circuit composition diagram of the present invention's intelligence clock synchronization control circuit preferred embodiment.
Fig. 3 is the workflow diagram of synchronization control circuit software package of the present invention.
Fig. 4 is the sequential chart of related signal in the present invention's intelligence clock synchronization control circuit.
Embodiment
The invention will be further described below in conjunction with accompanying drawing and preferred embodiment.
As shown in Figure 1, the optronic tracker intelligence clock synchronization control circuit that the preferred embodiment of the present invention provides comprises 5V power supply, clock source, pull-up resistor R1 and synchronization control circuit.The clock source is a 20MHz crystal oscillator, for synchronization control circuit provides the input of 20MHz clock.The resistance of pull-up resistor R1 is 4.7K, and the one end is connected with synchronization control circuit input end 1, and the other end is connected with the 5V power supply, and when no input signal, synchronization control circuit input end 1 is unsettled, and pull-up resistor R1 makes synchronization control circuit input end 1 be fixing high level; When input signal was low level, because the effect of pull-up resistor R1 dividing potential drop makes the voltage of synchronization control circuit input end 1 under low level threshold, thereby the voltage of guaranteeing synchronization control circuit input end 1 still was low level; When input signal was high level, pull-up resistor R1 did not influence synchronization control circuit input end 1, and namely synchronization control circuit input end 1 still is high level.The function of intelligence clock synchronization control circuit is, when the outside timing system signal is arranged, trigger the clock signal of receive clock source output, response cycle unified allocation of resources sequential according to each monomer, adopt high frequency clock asynchronous process mode, generate multichannel different frequency clock sync signal and the multi-channel video synchronizing signal synchronous with the outside timing system signal, these synchronizing signals comprise sample-synchronous signal, laser synchronizing signal, servo synchronization signal, control synchronizing signal, infrared synchronizing signal and TV synchronousing signal; When not having the outside timing system signal, this circuit is under the fixedly high level control that its input end 1 external pull-up resistor R1 generates, and directly the clock signal of receive clock source output is counted, and produces the required synchronizing signal of optronic tracker.
As shown in Figure 2, synchronization control circuit realizes that by a programmable logic device (PLD) (CPLD) this device model is EPM7160, and this logical device comprises two input ends, six output terminals and built-in synchronization control circuit software package.Input end 1 receives the outside timing system signal of armament systems output, the 20MHz clock signal of input end 2 receive clock sources output; The synchronization control circuit software package of inserting among the CPLD produces six synchronization output signals, and corresponding six output terminals one by one.
The synchronization control circuit software package contains control module, counter and output module and according to flow process co-ordination shown in Figure 3.
The function of control module is:
1) signal of inquiry input end 1, when outside timing system signal and current outside timing system signal are enable signal, the 20MHz clock signal of control input end 2 beginning receive clock source outputs is when first pulse of clock signal arrives, to effective reset signal of counter output.
In this preferential embodiment, the outside timing system signal of armament systems output is to be the undersuing of 20ms in the cycle, and its negative pulsewidth is that 160us(sees the 1st waveform among Fig. 4); When control module detects the negative edge of this signal, then be judged as the outside timing system signal, when the rising edge of outside timing system signal namely enables the signal arrival, open the input end 2 of synchronization control circuit, the clock signal of receive clock source output, when first time clock of this clock signal arrived, control module just generated with this clock signal with effective reset signal of pulsewidth and give counter.
2) when input end 1 during for fixing high level, control module generates counting and instructs and also gives counter.
In this preferential embodiment, when no outside timing system signal, input end 1 is in stable high level state always.After the rising edge of outside timing system signal and this signal arrived, input end 1 also was in stable high level state.
3) count value of monitoring counter, when the counting of counter exceeds when overflowing threshold value, and the next time clock in clock source then generates with the effective reset signal of this clock signal with pulsewidth and namely overflows clear command and give counter when arriving.
Usually overflow threshold value and be according to the figure place of the cycle sum counter of outside timing system signal and decide, in this preferential embodiment, the cycle of outside timing system signal is 20ms, and the maximum count value of counter is 2
19=524288, the actual count value of counter is 400000, and then gate time is 400000 * 50ns=20ms, satisfies the cycle request of outside timing system signal, so, overflows threshold value and is decided to be 400001.
The function of counter is: automatic clear when receiving effective reset signal or overflowing reset signal, and count automatically when receiving under counting instruction and the clock signal triggering in the clock source, and give output module with count signal.
The function of output module is: the count tag with count signal and various synchronizing signals compares, when the count value of count signal is identical with arbitrary count tag, to the corresponding synchronizing signal of corresponding output port output.
In this preferred embodiment, when count value reached the count tag value 20000 of laser synchronizing signal, output module sent laser synchronizing signal (seeing the 3rd waveform among Fig. 4) by output terminal 1 to the range finder using laser in the optronic tracker; When count value satisfied the integral multiple of count tag value 40000 of servo synchronization signal, output module sent servo synchronization signal (seeing the 4th waveform among Fig. 4) by output terminal 2 to the servo-drive system in the optronic tracker; When count value reaches the count tag value 60000 of controlling synchronizing signal, output module sends to the control computing machine in the optronic tracker by output terminal 3 and controls synchronizing signal (seeing the 5th waveform among Fig. 4), when count value reached television identical step mark value 32000, the square-wave signal that output module is 1.6ms by output terminal 4 to the pulsewidth of TV detector transmission in the optronic tracker was TV synchronousing signal (seeing the 6th waveform of Fig. 4).When count value reached infrared sync mark and is worth 32000, output module was infrared synchronizing signal (seeing the 7th waveform of Fig. 4) by output terminal 5 thermal infrared imager in optronic tracker square-wave signal that to send a pulsewidth be 1.6ms.When count value reached the count tag value 16000 of synchronous sampling signal, output module sent synchronous sampling signal (seeing the 8th waveform of Fig. 4) by output terminal 6 to the control computing machine in the optronic tracker.
The present invention realizes that by the synchronization control circuit software package of inserting chip optronic tracker is under powering-off state not, finish voluntarily and have or not outside timing system to detect, switch, shorten weapon system reaction time greatly, reduce optronic tracker to the dependence of manual intervention, the problem of having avoided optronic tracker can't work because of no outside timing system.
This intelligence clock synchronization control circuit output terminal is compared with existing clock synchronization control circuit, increased by one tunnel high precision synchronous sampled signal, this synchronous sampling signal is the time point of optronic tracker current attitude amount of periodic sampling when entering the high speed tracking mode, so just can measure the mistiming of outside timing system signal and optronic tracker sampled data, obtain the hysteresis error of optronic tracker output data, thereby realized the high precision tracking to high-speed target.
The synchronous control technique that the present invention adopts, for optronic tracker has produced multichannel different frequency clock sync signal, having solved optronic tracker clock reasonable resources distributes, base is consistent when having guaranteed system works, work in order, the main control software of avoiding comprising multistage nested interrupt service routine moves the hidden danger of collapsing, and has improved the processing capability in real time of main control software.
Claims (2)
1. intelligent clock synchronization control circuit that is used for optronic tracker, comprise power supply, clock source and synchronization control circuit, it is characterized in that: also comprise pull-up resistor R1, described synchronization control circuit is programmable logic device (PLD), this logical device comprises two input ends, six output terminals and built-in synchronization control circuit software package, input end 1 receives the outside timing system signal of armament systems output, and input end 2 receives the clock signal of described clock source output; The end of described pull-up resistor R1 is connected with described input end 1, and the other end is connected with described power supply, and the effect of pull-up resistor R1 is that the level to input end 1 when input signal is arranged does not exert an influence; When not having input signal, input end 1 drawn high and be fixing high level; Described synchronization control circuit software package contains control module, counter and output module,
The function of described control module is: inquiry input end 1, when outside timing system signal and outside timing system signal are enable signal, control input end 2 begins to receive the clock signal of described clock source output, when first pulse of clock signal arrives, to effective reset signal of described counter output; When input end 1 during for fixing high level, generate counting and instruct and also gives described counter; Monitor the count value of described counter, when the count value of counter exceeds when overflowing threshold value, and the next pulse of clock signal then generates and overflows clear command and give counter when arriving;
The function of described counter is: automatic clear when receiving effective reset signal or overflowing reset signal; Automatically count when receiving under counting instruction and the clock signal triggering in described clock source, and give output module with count signal;
The function of described output module is, the count tag of count signal and various synchronizing signals compared: when count value reaches the count tag value of laser synchronizing signal, send the laser synchronizing signal by output terminal 1 to the range finder using laser in the optronic tracker; When count value satisfies the integral multiple of count tag value of servo synchronization signal, send servo synchronization signal by output terminal 2 to the servo-drive system in the optronic tracker; When count value reaches the count tag value of controlling synchronizing signal, control synchronizing signal by output terminal 3 to the control computing machine transmission in the optronic tracker; When count value reached TV Field sync mark value, sending pulsewidth by output terminal 4 TV detector in the optronic tracker was the TV synchronousing signal of 1.6ms; When count value reached infrared field synchronization mark value, sending pulsewidth by output terminal 5 thermal infrared imager in the optronic tracker was the infrared synchronizing signal of 1.6ms; When count value reaches the count tag value of synchronous sampling signal, send synchronous sampling signal by output terminal 6 to the control computing machine in the optronic tracker.
2. a kind of intelligent clock synchronization control circuit for optronic tracker according to claim 1 is characterized in that: described clock source is a 20MHz crystal oscillator, and described power supply is+the 5V power supply that the resistance of described pull-up resistor R1 is 4.7K.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310233822.XA CN103345192B (en) | 2013-06-12 | 2013-06-12 | Intelligent clock synchronous-control circuit used for photoelectric tracker |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310233822.XA CN103345192B (en) | 2013-06-12 | 2013-06-12 | Intelligent clock synchronous-control circuit used for photoelectric tracker |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103345192A true CN103345192A (en) | 2013-10-09 |
| CN103345192B CN103345192B (en) | 2015-05-06 |
Family
ID=49279996
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310233822.XA Active CN103345192B (en) | 2013-06-12 | 2013-06-12 | Intelligent clock synchronous-control circuit used for photoelectric tracker |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103345192B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103698584A (en) * | 2014-01-08 | 2014-04-02 | 广州思泰信息技术有限公司 | Power distribution network overhead line three-phase current sampling synchronization method |
| CN104714428A (en) * | 2015-01-09 | 2015-06-17 | 西安应用光学研究所 | Powering-up protection control circuit for photoelectric tracking instrument |
| CN105450904A (en) * | 2015-12-05 | 2016-03-30 | 中国航空工业集团公司洛阳电光设备研究所 | Infrared/TV Video signal synchronizing method and circuit for electro-optical targeting system |
| CN106767745A (en) * | 2016-12-09 | 2017-05-31 | 清华大学 | A kind of signal processing method of photoelectric sensor angle measuring system |
| CN106791444A (en) * | 2017-01-26 | 2017-05-31 | 西安应用光学研究所 | The method of the active anti-Laser emission moment video interference of electro-optical system |
| CN107102283A (en) * | 2017-05-27 | 2017-08-29 | 上海市计量测试技术研究院 | A kind of oscilloscope calibrator square wave amplitude measuring system and method |
| CN109283833A (en) * | 2018-10-26 | 2019-01-29 | 北京无线电测量研究所 | A kind of time statistical system and method |
| CN110764394A (en) * | 2018-07-25 | 2020-02-07 | 苏州超锐微电子有限公司 | Time-to-digital conversion circuit applied to SPAD detector |
| CN111158010A (en) * | 2020-01-06 | 2020-05-15 | 航天金鹏科技装备（北京）有限公司 | Laser active tracking system and tracking method |
| CN113452934A (en) * | 2020-03-26 | 2021-09-28 | 瑞昱半导体股份有限公司 | Image playing system and image data transmission device and method with synchronous data transmission mechanism |
| CN113541843A (en) * | 2021-07-13 | 2021-10-22 | 烟台东方威思顿电气有限公司 | Synchronization and time keeping method for synchronous sampling signal |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3555758B2 (en) * | 2001-03-06 | 2004-08-18 | 日本電気株式会社 | Synchronous tracking method and apparatus by sensor control |
| CN101095291A (en) * | 2004-12-28 | 2007-12-26 | 皇家飞利浦电子股份有限公司 | Fine time tracking with improved resolution |
| CN101202545A (en) * | 2007-11-13 | 2008-06-18 | 中国人民解放军63891部队 | High-accuracy data receiving time service instrument |
| CN102289231A (en) * | 2011-05-03 | 2011-12-21 | 中国兵器工业第二〇五研究所 | Receiving control circuit synchronized with absolute time of photoelectric tracer |
-
2013
- 2013-06-12 CN CN201310233822.XA patent/CN103345192B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3555758B2 (en) * | 2001-03-06 | 2004-08-18 | 日本電気株式会社 | Synchronous tracking method and apparatus by sensor control |
| CN101095291A (en) * | 2004-12-28 | 2007-12-26 | 皇家飞利浦电子股份有限公司 | Fine time tracking with improved resolution |
| CN101202545A (en) * | 2007-11-13 | 2008-06-18 | 中国人民解放军63891部队 | High-accuracy data receiving time service instrument |
| CN102289231A (en) * | 2011-05-03 | 2011-12-21 | 中国兵器工业第二〇五研究所 | Receiving control circuit synchronized with absolute time of photoelectric tracer |
Cited By (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103698584B (en) * | 2014-01-08 | 2016-02-24 | 广州思泰信息技术有限公司 | A kind of distribution network overhead line three-phase current sampling synchronization method |
| CN103698584A (en) * | 2014-01-08 | 2014-04-02 | 广州思泰信息技术有限公司 | Power distribution network overhead line three-phase current sampling synchronization method |
| CN104714428A (en) * | 2015-01-09 | 2015-06-17 | 西安应用光学研究所 | Powering-up protection control circuit for photoelectric tracking instrument |
| CN104714428B (en) * | 2015-01-09 | 2017-10-17 | 西安应用光学研究所 | Power-up protection control circuit for optronic tracker |
| CN105450904A (en) * | 2015-12-05 | 2016-03-30 | 中国航空工业集团公司洛阳电光设备研究所 | Infrared/TV Video signal synchronizing method and circuit for electro-optical targeting system |
| CN105450904B (en) * | 2015-12-05 | 2019-04-26 | 中国航空工业集团公司洛阳电光设备研究所 | The Infrared Video Signal and television video frequency signal synchronous method and its circuit of photoelectric sighting system |
| CN106767745A (en) * | 2016-12-09 | 2017-05-31 | 清华大学 | A kind of signal processing method of photoelectric sensor angle measuring system |
| CN106791444A (en) * | 2017-01-26 | 2017-05-31 | 西安应用光学研究所 | The method of the active anti-Laser emission moment video interference of electro-optical system |
| CN106791444B (en) * | 2017-01-26 | 2019-07-02 | 西安应用光学研究所 | The method of the active anti-Laser emission moment video interference of electro-optical system |
| CN107102283A (en) * | 2017-05-27 | 2017-08-29 | 上海市计量测试技术研究院 | A kind of oscilloscope calibrator square wave amplitude measuring system and method |
| CN110764394A (en) * | 2018-07-25 | 2020-02-07 | 苏州超锐微电子有限公司 | Time-to-digital conversion circuit applied to SPAD detector |
| CN109283833A (en) * | 2018-10-26 | 2019-01-29 | 北京无线电测量研究所 | A kind of time statistical system and method |
| CN111158010A (en) * | 2020-01-06 | 2020-05-15 | 航天金鹏科技装备（北京）有限公司 | Laser active tracking system and tracking method |
| CN111158010B (en) * | 2020-01-06 | 2022-06-24 | 航天金鹏科技装备（北京）有限公司 | Laser active tracking system and tracking method |
| CN113452934A (en) * | 2020-03-26 | 2021-09-28 | 瑞昱半导体股份有限公司 | Image playing system and image data transmission device and method with synchronous data transmission mechanism |
| CN113452934B (en) * | 2020-03-26 | 2024-02-13 | 瑞昱半导体股份有限公司 | Image playing system and image data transmission device and method with synchronous data transmission mechanism |
| CN113541843A (en) * | 2021-07-13 | 2021-10-22 | 烟台东方威思顿电气有限公司 | Synchronization and time keeping method for synchronous sampling signal |
| CN113541843B (en) * | 2021-07-13 | 2023-10-27 | 烟台东方威思顿电气有限公司 | Synchronization and time keeping method for synchronous sampling signal |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103345192B (en) | 2015-05-06 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103345192B (en) | Intelligent clock synchronous-control circuit used for photoelectric tracker | |
| CN107743054A (en) | System during a kind of synchronous pair of multisensor | |
| CN102130640B (en) | Multishaft synchronous servo driving system and synchronous control method thereof | |
| CN102412957B (en) | High-precision synchronous clock adjusting method | |
| CN104702278A (en) | Methods and device for calibrating frequencies | |
| EP3217590A1 (en) | In-system global clock providing method and device | |
| JP2017536637A (en) | Global clock determination method and structure between systems | |
| CN101577543A (en) | Delay line calibration mechanism and related multi-clock signal generator | |
| CN111600670B (en) | Inductive data calculation control method and time service device | |
| CN101145896B (en) | Control system and method for clock synchronization between control stations | |
| CN105044420A (en) | Waveform searching method of digital oscilloscope | |
| CN103760759A (en) | Automatic forward/reverse direction IRIG-B code decoding method | |
| CN102193497A (en) | Method for realizing multi-source data accurate time alignment by utilizing PPS (Pulse Per Second) signal of GPS (Global Positioning System) | |
| CN106569028B (en) | Electric quantity synchronous processing method and system of double-core intelligent electric energy meter | |
| CN109104763B (en) | Synchronization signal control method and device | |
| CN103795790A (en) | Distributed synchronous sampling and control system and method based on communication | |
| CN103399264B (en) | High-tension cable partial discharge monitoring and positioning system | |
| CN110955179B (en) | Dual-channel shared clock trigger delay adjusting device based on PCI bus | |
| CN101119157B (en) | Method and system for measuring optical fibre time delay | |
| CN106849346B (en) | A kind of system for testing power distribution automation equipment time adjustment function and timekeeping performance | |
| CN106209090A (en) | A kind of combining unit pulse per second (PPS) synchronism output system and method based on FPGA | |
| CN116318508A (en) | EtherCAT slave station servo synchronization device, etherCAT slave station servo synchronization method, electronic equipment and storage medium | |
| CN109256998A (en) | Control the method and system and servo motor of current of electric sampling with high precision | |
| CN105046426A (en) | Database multiple-historical data table-based working condition information section reconstruction method | |
| CN101634848B (en) | Intelligent controller of tool setter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |