CN113422523A - Secondary side synchronous rectification control circuit with peak suppression function - Google Patents

Secondary side synchronous rectification control circuit with peak suppression function Download PDF

Info

Publication number
CN113422523A
CN113422523A CN202110640904.0A CN202110640904A CN113422523A CN 113422523 A CN113422523 A CN 113422523A CN 202110640904 A CN202110640904 A CN 202110640904A CN 113422523 A CN113422523 A CN 113422523A
Authority
CN
China
Prior art keywords
control unit
input end
comparator
unit
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110640904.0A
Other languages
Chinese (zh)
Other versions
CN113422523B (en
Inventor
杨川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Silicon Power Electronic Co ltd
Original Assignee
Shenzhen Silicon Power Electronic Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Silicon Power Electronic Co ltd filed Critical Shenzhen Silicon Power Electronic Co ltd
Priority to CN202110640904.0A priority Critical patent/CN113422523B/en
Publication of CN113422523A publication Critical patent/CN113422523A/en
Application granted granted Critical
Publication of CN113422523B publication Critical patent/CN113422523B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/08—Circuits specially adapted for the generation of control voltages for semiconductor devices incorporated in static converters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/32—Means for protecting converters other than automatic disconnection
    • H02M1/34—Snubber circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Rectifiers (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The invention discloses a secondary side synchronous rectification control circuit with peak suppression function, which detects the secondary negative level time after a power tube is closed by adding a secondary negative level detection unit in the synchronous rectification control circuit, and transmits the secondary negative level time result detected by the secondary negative level detecting unit to the logic control unit, thereby enabling the logic control unit to judge the degree of the current synchronous rectification circuit entering the continuous mode through the secondary negative level time, and the time control unit adjusts the conduction time of the power tube according to the time of the secondary negative level, thereby leading the power tube to be switched off before the primary side switch is switched on, avoiding the simultaneous conduction of the primary side switch and the secondary side synchronous rectification power tube, and the peak voltage of the power tube in the secondary side synchronous circuit is further inhibited, and the utilization rate of the power tube is improved by detecting the secondary negative level time.

Description

Secondary side synchronous rectification control circuit with peak suppression function
Technical Field
The invention relates to the field of switching power supply rectification, in particular to a secondary side synchronous rectification control circuit with a peak suppression function.
Background
In the working process of the flyback switching power supply, most of primary side control circuits are in a deep CCM (Continuous Mode) state when fully loaded. At the moment, the current of the secondary synchronous rectifier tube is at the maximum value, and once the secondary synchronous rectifier tube is turned off later than the primary inductor, the primary inductor and the secondary inductor are simultaneously turned on to generate a great peak voltage. And the deeper the entering degree CCM, the larger the generated spike voltage, and the maximum spike voltage of 50v or more can be generated. The secondary synchronous rectification control tube is broken down.
At present, most of secondary side synchronous rectification adopts synchronous early release of grid charges of a secondary synchronous rectifier tube, and grid voltage is reduced to a very low voltage in advance. When the primary side switch is conducted, the secondary synchronous rectification circuit simultaneously detects the V of the synchronous rectification tubeDSWhether the voltage exceeds-10 mv, so that the secondary synchronous rectifier tube can be quickly closed. However, there is a 30-50ns delay between the primary switch being turned on and the secondary synchronous rectifier being turned off, and a large spike occurs during this time. And pulling the gate level low in advance may cause insufficient gate voltage driving, so that the on-resistance of the synchronous rectifier is rapidly increased, resulting in a decrease in output efficiency. So that the secondary synchronous rectifier is not fully utilized.
Disclosure of Invention
The technical problem to be solved by the invention is as follows: the secondary side synchronous rectification control circuit with the peak suppression function is provided, so that the peak voltage suppression in a continuous mode of the circuit is realized, and the utilization rate of a secondary side synchronous power tube is improved.
In order to solve the technical problems, the invention adopts the technical scheme that:
a secondary side synchronous rectification control circuit with a peak suppression function comprises a transformer, a secondary negative level detection unit, a logic control unit, a power tube and a time control unit;
one end of the secondary side of the transformer is used for being connected with an output load, and the other end of the secondary side of the transformer is respectively connected with the drain electrode of the power tube and the first input end of the secondary negative level detection unit;
the grid electrode of the power tube is connected with the first output end of the logic control unit, and the source electrode of the power tube is used for being connected with an output load;
the output end of the secondary negative level detection unit is connected with the first input end of the logic control unit, and the second input end of the secondary negative level detection unit is connected with the output end of the time control unit;
and a second output end of the logic control unit is connected with an input end of the time control unit, and a second input end of the logic control unit is connected with an output end of the time control unit.
The invention has the beneficial effects that: the secondary negative level detection unit is added in the synchronous rectification control circuit to detect the secondary negative level time after the power tube is closed, and the secondary negative level time result detected by the secondary negative level detection unit is sent to the logic control unit, so that the logic control unit can judge the degree of the current synchronous rectification circuit entering a continuous mode through the secondary negative level time, and adjust the conduction time of the power tube according to the secondary negative level time control unit, so that the power tube is turned off before the primary side switch is turned on, the simultaneous conduction of the primary side switch and the secondary side synchronous rectification power tube is avoided, the peak voltage of the power tube in the secondary side synchronous circuit is further inhibited, and the utilization rate of the power tube is also improved by detecting the secondary negative level time.
Drawings
Fig. 1 is a schematic circuit diagram of a secondary side synchronous rectification control circuit with a peak suppression function according to an embodiment of the present invention;
fig. 2 is another schematic circuit diagram of a secondary side synchronous rectification control circuit with spike suppression according to an embodiment of the present invention;
fig. 3 is a schematic circuit diagram of a time control unit of a secondary side synchronous rectification control circuit with a peak suppression function according to an embodiment of the present invention;
fig. 4 is a schematic circuit diagram of a secondary synchronous rectification control circuit with spike suppression function according to an embodiment of the present invention, when the secondary synchronous rectification control circuit is applied to a high-side output of a transformer secondary;
description of reference numerals:
A. a first output terminal; B. a first sub-control terminal; C. a second sub-control terminal; D. a second control terminal; E. a second input terminal of the logic control unit; F. a first input of the logic control unit; H. a third input terminal; I. a second input terminal of the secondary negative level detection unit; J. and an output end of the secondary negative level detection unit.
Detailed Description
In order to explain technical contents, achieved objects, and effects of the present invention in detail, the following description is made with reference to the accompanying drawings in combination with the embodiments.
Referring to fig. 1, a secondary side synchronous rectification control circuit with a peak suppression function includes a transformer, a secondary negative level detection unit, a logic control unit, a power tube and a time control unit;
one end of the secondary side of the transformer is used for being connected with an output load, and the other end of the secondary side of the transformer is respectively connected with the drain electrode of the power tube and the first input end of the secondary negative level detection unit;
the grid electrode of the power tube is connected with the first output end of the logic control unit, and the source electrode of the power tube is used for being connected with an output load;
the output end of the secondary negative level detection unit is connected with the first input end of the logic control unit, and the second input end of the secondary negative level detection unit is connected with the output end of the time control unit;
and a second output end of the logic control unit is connected with an input end of the time control unit, and a second input end of the logic control unit is connected with an output end of the time control unit.
The working principle of the secondary side synchronous rectification control circuit with the peak suppression function is as follows:
when the original side of the transformer is turned off, the logic unit control unit controls the conduction of the power tube and simultaneously sends a signal to the control time control unit to control the conduction time of the power tube, when the on-time of the power tube reaches the preset on-time set in the time control unit, the time control unit sends a turn-off signal to the logic control unit and the secondary negative level detection unit, the logic control unit turns off the power tube and the secondary negative level detection unit starts to detect the duration of the secondary negative level of the power tube at the same time, and the detected secondary negative level duration is sent to the logic control unit after the primary side of the transformer is conducted again, the logic control unit adjusts the preset conduction time in the time control unit according to the length of the secondary negative level duration, therefore, the control of the conduction time of the power tube is realized, and the time for switching off the power tube in advance is in a reasonable range.
From the above description, the beneficial effects of the present invention are: the secondary negative level detection unit is added in the synchronous rectification control circuit to detect the secondary negative level time after the power tube is closed, and the secondary negative level time result detected by the secondary negative level detection unit is sent to the logic control unit, so that the logic control unit can judge the degree of the current synchronous rectification circuit entering a continuous mode through the secondary negative level time, and adjust the conduction time of the power tube according to the secondary negative level time control unit, so that the power tube is turned off before the primary side switch is turned on, the simultaneous conduction of the primary side switch and the secondary side synchronous rectification power tube is avoided, the peak voltage of the power tube in the secondary side synchronous circuit is further inhibited, and the utilization rate of the power tube is also improved by detecting the secondary negative level time.
Further, the time control unit comprises a first comparator, a first sub-time controller and a second sub-time controller;
the second output end of the logic control unit comprises a first control end and a second control end;
the input end of the first sub-time controller is connected with the first control end;
the input end of the second sub-time controller is connected with the second control end;
and the positive input end of the first comparator is connected with the output end of the first sub-time controller, the negative input end of the first comparator is connected with the output end of the second sub-time controller, and the output end of the first comparator is respectively connected with the second input end of the logic control unit and the second input end of the secondary negative level detection unit.
As can be seen from the above description, the first sub-time controller is connected to the positive input terminal of the first comparator, the second sub-time controller is connected to the negative input terminal of the first comparator, and the first sub-time controller and the second sub-time controller control the charging and discharging time of the capacitor, so that when the first sub-time controller and the second sub-time controller output the same voltage value to the first comparator, the first comparator sends the turn-off signal to the logic control unit, thereby controlling the on-time of the power transistor.
Further, the first sub-time controller comprises a PMOS transistor, a first NMOS transistor, a first current source, a second current source and a first capacitor;
the first control end comprises a first sub-control end and a second sub-control end;
the source electrode of the PMOS tube is connected with the anode of the first current source, the grid electrode of the PMOS tube is connected with the first sub-control end, and the drain electrode of the PMOS tube is respectively connected with the drain electrode of the first NMOS tube, one end of the first capacitor and the anode input end of the first comparator;
the grid electrode of the first NMOS tube is connected with the second sub-control end, and the source electrode of the first NMOS tube is connected with the negative electrode of the second current source;
the negative pole of the first current source is connected with the positive pole in voltage, and the positive pole of the second current source and the other end of the first capacitor are respectively grounded.
As can be seen from the above description, the logic control unit controls the conduction or the disconnection of the PMOS transistor and the first NMOS transistor, so that the first current source charges the first capacitor when the PMOS transistor is conducted, and the second current source discharges the first capacitor when the first NMOS transistor is conducted, so as to adjust the voltage output to the first comparative positive input terminal by changing the voltage values at the two ends of the first capacitor, thereby controlling the conduction time of the power transistor.
Further, the second sub-time controller comprises a third current source, a second NMOS transistor and a second capacitor;
the drain electrode of the second NMOS tube is respectively connected with the anode of the third current source, one end of the second capacitor and the negative input end of the first comparator, the grid electrode of the second NMOS tube is connected with the second control end, and the source electrode of the second NMOS tube is connected with the other end of the second capacitor;
and the negative electrode of the third current source is connected with the positive voltage, and the other end of the second capacitor is grounded.
It can be known from the above description that the logic control unit controls the on/off of the second NMOS transistor, so that the second capacitor is in a discharge state when the second NMOS transistor is on, the third current source charges the second capacitor when the second NMOS transistor is off, and the on speed of the NMOS transistor is greater than that of the PMOS transistor, thereby rapidly controlling the charging and discharging of the second capacitor, and realizing the accurate control of the on-time of the power transistor.
Further, the device also comprises a switch control unit;
the input end of the switch control unit is connected with the other end of the transformer, and the output end of the switch control unit is connected with the third input end of the logic control unit;
a first comparison voltage is arranged in the switch control unit.
As can be seen from the above description, by providing the switch control unit, connecting the input terminal of the switch control unit to the other end of the transformer, and connecting the output terminal to the third input terminal of the logic control unit, the voltage between the drain and the source of the power transistor is detected by the switch control unit, and when the voltage value is greater than the first comparison voltage, the turn-on signal of the power transistor is sent to the logic control unit, so as to implement the delayed turn-on of the power transistor.
Further, the secondary negative level detection unit comprises a comparator unit, a delay unit and a digital processing unit;
the input end of the comparator unit is connected with the drain electrode of the power tube, and the output end of the comparator unit is connected with the first input end of the digital processing unit;
the input end of the delay unit is connected with the output end of the time control unit, and the output end of the delay unit is connected with the second input end of the digital processing unit;
the output end of the digital processing unit is connected with the first input end of the logic unit.
As can be seen from the above description, the comparator unit detects the voltage between the drain and the source of the power transistor, and the delay unit receives the signal sent by the time control unit, so that after the delay unit receives the signal, the state of the power transistor is determined by combining the current voltage between the drain and the source of the power transistor, and the detection of the secondary negative level duration is realized.
Further, the comparator unit comprises a second comparator and a third comparator;
the first input end of the digital processing unit comprises a first signal receiving end and a second signal receiving end;
the positive input end of the second comparator is connected with the drain electrode of the power tube, the negative input end of the second comparator is provided with a second comparison voltage, and the output end of the second comparator is connected with the first signal receiving end;
and the positive input end of the third comparator is connected with the drain electrode of the power tube, the negative input end of the third comparator is provided with a third comparison voltage, and the output end of the third comparator is connected with the second signal receiving end.
According to the above description, the second comparator is set to compare with the corresponding second comparison voltage, the third comparator is set to compare with the corresponding third comparison voltage, and the judgment results of the second comparator and the third comparator are output to the signal receiving end, so that the accurate range of the voltage in the current circuit is obtained, the current state of the power tube can be accurately known, and the accurate timing is realized.
Further, the delay unit comprises a first delay unit and a second delay unit;
the second input end of the digital processing unit comprises a third signal receiving end and a fourth signal receiving end;
the input end of the first delay unit is connected with the output end of the time control unit, and the output end of the first delay unit is connected with the third signal receiving end;
the input end of the second delay unit is connected with the output end of the time control unit, and the output end of the second delay unit is connected with the fourth signal receiving end.
According to the description, the time of the secondary negative level is detected by setting the first delay unit and the second delay unit, when the time of the secondary negative level meets the condition of the first delay unit or the second delay unit, the first delay unit or the second delay unit sends a control signal to the receiving end, and the receiving end adjusts the time for turning off the power tube next time according to the control time, so that the on-time of the power tube is adjusted according to the current time of the secondary negative level, and the time for turning off the power tube in advance is in a reasonable range.
Example one
Referring to fig. 1, a secondary side synchronous rectification control circuit with a spike suppression function includes a transformer T1, a secondary negative level detection unit, a logic control unit, a power tube, a time control unit, and a switch control unit;
one end of the secondary side of the transformer is used for being connected with an output load, and the other end of the secondary side of the transformer is respectively connected with the drain electrode of the power tube and the first input end of the secondary negative level detection unit; the grid electrode of the power tube is connected with the first output end of the logic control unit A, and the source electrode of the power tube is connected with an output load; the output end J of the secondary negative level detection unit is connected with the first input end F of the logic control unit, and the second input end I of the secondary negative level detection unit is connected with the output end of the time control unit; a second output end of the logic control unit is connected with an input end of the time control unit, and a second input end E of the logic control unit is connected with an output end of the time control unit; the power tube is an NMOS tube;
the input end of the switch control unit is connected with the other end of the transformer, and the output end of the switch control unit is connected with the third input end H of the logic control unit; a first comparison voltage V is arranged in the switch control unitref1(ii) a Setting the first comparison voltage to-300 mV when the switch control unit detects the voltageVoltage between drain and source of power tube (V)DS) And when the comparison voltage is less than the first comparison voltage, the switch control unit sends a control signal for starting the power tube to the logic control unit, and the logic control unit controls the power tube to be conducted.
Example two
The difference between the present embodiment and the first embodiment is that a circuit structure of the time control unit is defined;
referring to fig. 2, the time control unit includes a first comparator CP1, a first sub time controller and a second sub time controller; the second output end of the logic control unit comprises a first control end and a second control end; the input end of the first sub-time controller is connected with the first control end; the input end of the second sub-time controller is connected with the second control end D; the positive input end of the first comparator is connected with the output end of the first sub-time controller, the negative input end of the first comparator is connected with the output end of the second sub-time controller, and the output end of the first comparator is respectively connected with the second input end of the logic control unit and the second input end of the secondary negative level detection unit;
specifically, the method comprises the following steps: the first sub-time controller comprises a PMOS (P-channel metal oxide semiconductor) tube, a first NMOS (N-channel metal oxide semiconductor) tube, a first current source, a second current source and a first capacitor; the first control end comprises a first sub-control end B and a second sub-control end C; the source electrode of the PMOS tube is connected with the anode of the first current source, the grid electrode of the PMOS tube is connected with the first sub-control end, and the drain electrode of the PMOS tube is respectively connected with the drain electrode of the first NMOS tube, one end of the first capacitor and the anode input end of the first comparator; the grid electrode of the first NMOS tube is connected with the second sub-control end, and the source electrode of the first NMOS tube is connected with the negative electrode of the second current source; the negative electrode of the first current source is connected with the positive electrode in voltage, and the positive electrode of the second current source and the other end of the first capacitor are respectively grounded;
the second sub-time controller comprises a third current source, a second NMOS tube and a second capacitor; the drain electrode of the second NMOS tube is respectively connected with the anode of the third current source, one end of the second capacitor and the negative input end of the first comparator, the grid electrode of the second NMOS tube is connected with the second control end, and the source electrode of the second NMOS tube is connected with the other end of the second capacitor; the negative electrode of the third current source is connected with the positive voltage, and the other end of the second capacitor is grounded;
wherein, the functions of each input/output end of the logic unit are as follows:
a: outputting a driving signal to control the on and off of the power tube;
b: outputting a driving signal to control the on and off of the PMOS;
c: outputting a driving signal to control the on and off of the first NMOS;
d: outputting a driving signal to control the on and off of the second NMOS;
e: when the input pin is a low level, the logic control unit outputs the low level and closes the power tube;
f: the duration of the secondary negative level is input to the logic control unit through the input pin, and the PMOS and the first NMOS are controlled to be switched on and switched off;
h: receiving a control signal which is sent by the switch control unit and used for starting the power tube, and outputting a 5-10V driving signal to A by the logic control unit after receiving the signal so as to control the conduction of the power tube;
the principle of the first sub-time controller is as follows:
the PMOS tube is controlled by the logic control unit, when the logic control unit sends a signal for starting the PMOS tube, the PMOS tube is conducted and connects the first current source to the first capacitor, and the first current source charges the first capacitor to increase the voltage at two ends of the first capacitor; the voltage at two ends of the first capacitor is in direct proportion to the conduction time of the PMOS tube, and the longer the conduction time of the PMOS tube is, the larger the voltage at two ends of the first capacitor is;
the first NMOS tube is controlled by the logic control unit, when the logic control unit sends a signal for starting the first NMOS tube, the first NMOS tube is conducted and connects the second current source to the first capacitor, and the second current source and the first capacitor form a discharge loop to reduce the voltage at two ends of the first capacitor; the voltage at two ends of the first capacitor is inversely proportional to the conduction time of the first NMOS tube, and the longer the conduction time of the first NMOS tube is, the smaller the voltage at two ends of the first capacitor is; therefore, the logic unit controls the on-off time of the PMOS tube and the first NMOS tube to control the voltage value at two ends of the first capacitor according to the difference of the depth of the circuit system entering the CCM;
the principle of the second sub-time controller is as follows:
the second NMOS tube is controlled by the logic control unit, when the logic control unit sends a signal for turning off the second NMOS tube, the second NMOS tube is turned off, so that the third current source is connected to the second capacitor, and the third current source charges the second capacitor to increase the voltage at two ends of the second capacitor; the voltage at the two ends of the second capacitor is in direct proportion to the turn-off time of the second NMOS tube, and the longer the turn-off time of the second NMOS tube is, the larger the voltage at the two ends of the second capacitor is;
when the logic control unit receives a signal that the switch control unit turns on the power tube, the logic control unit sends a signal for turning off the second NMOS tube; at this time, the positive electrode of the first comparator collects the voltage at two ends of the first capacitor, and the negative electrode of the first comparator collects the voltage at two ends of the second capacitor; when the voltage at the two ends of the second capacitor is equal to the voltage at the two ends of the first capacitor, the first comparator turns over and sends a signal for closing the power tube to the logic control unit, and the logic control unit closes the power tube; the closing signal is ahead of the time point when the primary side switch is conducted, namely, the power tube is closed in advance before the primary side switch is conducted.
EXAMPLE III
The present embodiment is different from the first or second embodiment in that a circuit configuration of a secondary negative level detecting unit is defined;
the secondary negative level detection unit comprises a comparator unit, a delay unit and a digital processing unit; the input end of the comparator unit is connected with the drain electrode of the power tube, and the output end of the comparator unit is connected with the first input end of the digital processing unit; the input end of the delay unit is connected with the output end of the time control unit, and the output end of the delay unit is connected with the second input end of the digital processing unit; the output end of the digital processing unit is connected with the first input end F of the logic unit;
referring to fig. 3, specifically: the comparator unit comprises a second comparator and a third comparator; the first input end of the digital processing unit comprises a first signal receiving end D1 and a second signal receiving end D2; the positive input end of the second comparator is connected with the drain electrode of the power tube, and the negative input end of the second comparator is provided with a second comparison voltage Vref2The output end of the second comparator is connected with the first signal receiving end; the positive input end of the third comparator is connected with the drain electrode of the power tube, and the negative input end of the third comparator is provided with a third comparison voltage Vref3The output end of the third comparator is connected with the second signal receiving end;
the delay unit comprises a first delay unit and a second delay unit; the second input end of the digital processing unit comprises a third signal receiving end D3 and a fourth signal receiving end D4; the input end of the first delay unit is connected with the output end of the time control unit, and the output end of the first delay unit is connected with the third signal receiving end; the input end of the second delay unit is connected with the output end of the time control unit, and the output end of the second delay unit is connected with the fourth signal receiving end;
the principle of the secondary negative level detection unit is as follows:
when the digital processing unit receives the turning signal of the first comparator, starting to detect the states of the second comparator, the third comparator, the first delay unit and the second delay unit;
the range of the second comparison voltage is as follows: 0-100 mV; when the second comparator detects the VDSWhen the voltage is higher than the second comparison voltage, the second comparator sends a corresponding turning signal to indicate that the primary side switch starts to be conducted or the secondary side winding inductor finishes discharging;
the third comparison voltage is-200 mV; when the third comparator detects the VDSWhen the voltage is higher than the third comparison voltage, the third comparator sends a corresponding turning signal to indicate that the power tube is in a current off state, and secondary negative levels smaller than-200 mV are generated on the drain electrode and the source electrode of the power tube again because the secondary side group inductive current is not discharged completely;
the delay detected by the first delay unit is the shortest time of the secondary negative level, namely the minimum time of the power tube closing in advance at the synchronous rectification timing in the CCM working state, and the range of the delay is t 1-50 ns-150 ns; the delay detected by the second delay unit is the longest time of the secondary negative level, namely the longest time of the power tube closing in advance in synchronous rectification timing in a CCM working state, and the range is t 2-350 ns-500 ns; after the synchronous rectification adjustment is stable, the duration of the secondary negative level is greater than t1 and less than t 2; further, in the CCM state, the time for closing the synchronous rectification in advance is greater than t1 and less than t 2; the digital processing unit outputs the secondary negative level duration state of the current cycle to the logic control unit;
the logic control unit adjusts the conduction time of the PMOS tube, the first NMOS tube and the second NMOS tube through the secondary negative level duration state, and the logic control unit comprises:
when the secondary negative level time sent by the secondary negative level detection unit is shorter than t1, the logic control unit turns on the first NMOS transistor, so that the on time of the power transistor is reduced; the time of the secondary negative level is correspondingly increased because the conduction time of the power tube is reduced, so that the time of the secondary negative level is controlled to be longer than t 1;
when the secondary negative level time sent by the secondary negative level detection unit is longer than t2, the PMOS tube is conducted by the logic control unit, so that the conduction time of the power tube is increased; the time of the secondary negative level is correspondingly reduced as the time of the conduction of the power tube is increased, so that the time of the secondary negative level is controlled to be shorter than t 2;
finally, the secondary negative level time after the power tube is turned off is more than t1 and less than t 2; the time is longer than t1, the turn-off time of the power tube for secondary side synchronous rectification is ensured to be earlier than the turn-on time of the power tube for the primary side winding, the power tube for the primary side and the power tube for the secondary side winding are prevented from being communicated, the peak generated by the power tube when the power tube for the primary side winding is turned on is further inhibited, and the reliability of the system is greatly improved; the secondary negative level time is less than t2, so that the power tube is kept in an open working state for 95% of the time when the secondary winding discharges, and the efficiency of the system is greatly improved;
referring to fig. 4, the secondary synchronous rectification control circuit with spike suppression function in this embodiment can also be applied to the high-side output of the secondary side of the transformer; that is, the effect of suppressing the peak can be achieved by changing only the connection relationship between the power tube and the secondary side of the transformer, without changing the connection relationship between the secondary negative level detection unit, the logic control unit, the power tube, and the time control unit.
In summary, according to the secondary synchronous rectification control circuit with the spike suppression function provided by the invention, the secondary negative level detection unit is added in the synchronous rectification control circuit to detect the secondary negative level time after the power tube is turned off, and the secondary negative level time result detected by the secondary negative level detection unit is sent to the logic control unit, so that the logic control unit can judge the degree of the current synchronous rectification circuit entering the continuous mode through the secondary negative level time, and control the conduction time of the PMOS tube and the first NMOS tube to adjust the voltage at two ends of the capacitor at the positive input end of the first comparator to further control the conduction time of the power tube, so that the secondary negative level time after the power tube is turned off is greater than t1 and less than t 2; the time is longer than t1, the turn-off time of the power tube for the secondary side synchronous rectification is ensured to be earlier than the turn-on time of the power tube of the primary side winding, the power tube of the primary side and the power tube of the secondary winding are prevented from being communicated, the peak generated by the power tube when the power tube of the primary side winding is turned on is further inhibited, and the reliability of the system is greatly improved; and the secondary negative level time is less than t2, so that the power tube is kept in an open working state for 95% of the time when the secondary winding discharges, and the efficiency of the system is greatly improved.
The above description is only an embodiment of the present invention, and not intended to limit the scope of the present invention, and all equivalent changes made by using the contents of the present specification and the drawings, or applied directly or indirectly to the related technical fields, are included in the scope of the present invention.

Claims (8)

1. A secondary side synchronous rectification control circuit with a peak suppression function is characterized by comprising a transformer, a secondary negative level detection unit, a logic control unit, a power tube and a time control unit;
one end of the secondary side of the transformer is used for being connected with an output load, and the other end of the secondary side of the transformer is respectively connected with the drain electrode of the power tube and the first input end of the secondary negative level detection unit;
the grid electrode of the power tube is connected with the first output end of the logic control unit, and the source electrode of the power tube is used for being connected with an output load;
the output end of the secondary negative level detection unit is connected with the first input end of the logic control unit, and the second input end of the secondary negative level detection unit is connected with the output end of the time control unit;
and a second output end of the logic control unit is connected with an input end of the time control unit, and a second input end of the logic control unit is connected with an output end of the time control unit.
2. The secondary side synchronous rectification control circuit with the peak suppression function according to claim 1, wherein the time control unit comprises a first comparator, a first sub-time controller and a second sub-time controller;
the second output end of the logic control unit comprises a first control end and a second control end;
the input end of the first sub-time controller is connected with the first control end;
the input end of the second sub-time controller is connected with the second control end;
and the positive input end of the first comparator is connected with the output end of the first sub-time controller, the negative input end of the first comparator is connected with the output end of the second sub-time controller, and the output end of the first comparator is respectively connected with the second input end of the logic control unit and the second input end of the secondary negative level detection unit.
3. The secondary side synchronous rectification control circuit with the peak suppression function according to claim 2, wherein the first sub-time controller comprises a PMOS transistor, a first NMOS transistor, a first current source, a second current source and a first capacitor;
the first control end comprises a first sub-control end and a second sub-control end;
the source electrode of the PMOS tube is connected with the anode of the first current source, the grid electrode of the PMOS tube is connected with the first sub-control end, and the drain electrode of the PMOS tube is respectively connected with the drain electrode of the first NMOS tube, one end of the first capacitor and the anode input end of the first comparator;
the grid electrode of the first NMOS tube is connected with the second sub-control end, and the source electrode of the first NMOS tube is connected with the negative electrode of the second current source;
the negative pole of the first current source is connected with the positive pole in voltage, and the positive pole of the second current source and the other end of the first capacitor are respectively grounded.
4. The secondary side synchronous rectification control circuit with the spike suppression function according to claim 2, wherein the second sub-time controller comprises a third current source, a second NMOS transistor and a second capacitor;
the drain electrode of the second NMOS tube is respectively connected with the anode of the third current source, one end of the second capacitor and the negative input end of the first comparator, the grid electrode of the second NMOS tube is connected with the second control end, and the source electrode of the second NMOS tube is connected with the other end of the second capacitor;
and the negative electrode of the third current source is connected with the positive voltage, and the other end of the second capacitor is grounded.
5. The secondary side synchronous rectification control circuit with the peak suppression function according to claim 1, further comprising a switch control unit;
the input end of the switch control unit is connected with the other end of the transformer, and the output end of the switch control unit is connected with the third input end of the logic control unit;
a first comparison voltage is arranged in the switch control unit.
6. The secondary side synchronous rectification control circuit with the peak suppression function according to claim 1, wherein the secondary negative level detection unit comprises a comparator unit, a delay unit and a digital processing unit;
the input end of the comparator unit is connected with the drain electrode of the power tube, and the output end of the comparator unit is connected with the first input end of the digital processing unit;
the input end of the delay unit is connected with the output end of the time control unit, and the output end of the delay unit is connected with the second input end of the digital processing unit;
the output end of the digital processing unit is connected with the first input end of the logic unit.
7. The secondary side synchronous rectification control circuit with the spike suppression function as claimed in claim 6, wherein the comparator unit comprises a second comparator and a third comparator;
the first input end of the digital processing unit comprises a first signal receiving end and a second signal receiving end;
the positive input end of the second comparator is connected with the drain electrode of the power tube, the negative input end of the second comparator is provided with a second comparison voltage, and the output end of the second comparator is connected with the first signal receiving end;
and the positive input end of the third comparator is connected with the drain electrode of the power tube, the negative input end of the third comparator is provided with a third comparison voltage, and the output end of the third comparator is connected with the second signal receiving end.
8. The secondary side synchronous rectification control circuit with the peak suppression function according to claim 6, wherein the delay unit comprises a first delay unit and a second delay unit;
the second input end of the digital processing unit comprises a third signal receiving end and a fourth signal receiving end;
the input end of the first delay unit is connected with the output end of the time control unit, and the output end of the first delay unit is connected with the third signal receiving end;
the input end of the second delay unit is connected with the output end of the time control unit, and the output end of the second delay unit is connected with the fourth signal receiving end.
CN202110640904.0A 2021-06-09 2021-06-09 Secondary side synchronous rectification control circuit with peak suppression function Active CN113422523B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110640904.0A CN113422523B (en) 2021-06-09 2021-06-09 Secondary side synchronous rectification control circuit with peak suppression function

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110640904.0A CN113422523B (en) 2021-06-09 2021-06-09 Secondary side synchronous rectification control circuit with peak suppression function

Publications (2)

Publication Number Publication Date
CN113422523A true CN113422523A (en) 2021-09-21
CN113422523B CN113422523B (en) 2022-12-06

Family

ID=77788049

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110640904.0A Active CN113422523B (en) 2021-06-09 2021-06-09 Secondary side synchronous rectification control circuit with peak suppression function

Country Status (1)

Country Link
CN (1) CN113422523B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115528889A (en) * 2022-11-23 2022-12-27 成都智融微电子有限公司 Output short circuit detection control system and method
CN117293641A (en) * 2023-11-27 2023-12-26 深圳市通甪科技有限公司 Laser energy feedback circuit, laser energy feedback device and laser ablation instrument

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005160259A (en) * 2003-11-28 2005-06-16 Sanyo Electric Co Ltd High-voltage power circuit
CN101826810A (en) * 2009-10-22 2010-09-08 Bcd半导体制造有限公司 Synchronous rectifier circuit for switching power supply
CN105099233A (en) * 2014-05-15 2015-11-25 中国长城计算机深圳股份有限公司 Synchronous rectification control circuit
JP2016192889A (en) * 2015-03-30 2016-11-10 パナソニックＩｐマネジメント株式会社 Power converter
CN110492724A (en) * 2019-09-16 2019-11-22 安徽省东科半导体有限公司 A kind of power tube drive circuit and driving method
CN212649374U (en) * 2020-07-24 2021-03-02 茂睿芯（深圳）科技有限公司 AC/DC conversion circuit and power conversion device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005160259A (en) * 2003-11-28 2005-06-16 Sanyo Electric Co Ltd High-voltage power circuit
CN101826810A (en) * 2009-10-22 2010-09-08 Bcd半导体制造有限公司 Synchronous rectifier circuit for switching power supply
CN105099233A (en) * 2014-05-15 2015-11-25 中国长城计算机深圳股份有限公司 Synchronous rectification control circuit
JP2016192889A (en) * 2015-03-30 2016-11-10 パナソニックＩｐマネジメント株式会社 Power converter
CN110492724A (en) * 2019-09-16 2019-11-22 安徽省东科半导体有限公司 A kind of power tube drive circuit and driving method
CN212649374U (en) * 2020-07-24 2021-03-02 茂睿芯（深圳）科技有限公司 AC/DC conversion circuit and power conversion device

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115528889A (en) * 2022-11-23 2022-12-27 成都智融微电子有限公司 Output short circuit detection control system and method
CN115528889B (en) * 2022-11-23 2023-03-10 成都智融微电子有限公司 Output short circuit detection control system and method
CN117293641A (en) * 2023-11-27 2023-12-26 深圳市通甪科技有限公司 Laser energy feedback circuit, laser energy feedback device and laser ablation instrument
CN117293641B (en) * 2023-11-27 2024-03-01 深圳市通甪科技有限公司 Laser energy feedback circuit, laser energy feedback device and laser ablation instrument

Also Published As

Publication number Publication date
CN113422523B (en) 2022-12-06

Similar Documents

Publication Publication Date Title
US7630219B2 (en) DC to DC converter for decreasing switching loss according to the turn-on/turn-off state of a switch
US9490716B2 (en) Isolated converter with initial rising edge PWM delay
CN210142982U (en) Controller for converter and converter control system
US9112498B2 (en) Dynamic MOSFET gate drivers
CN113422523B (en) Secondary side synchronous rectification control circuit with peak suppression function
US9369054B2 (en) Reducing power consumption of a synchronous rectifier controller
US9641082B2 (en) Systems and methods for zero voltage switching in power conversion systems
TW201803261A (en) Gate pre-positioning for fast turn-off of synchronous rectifier
EP3883112B1 (en) Acf converter, voltage conversion method and electronic device
US11223284B2 (en) System and method for determining a primary switching event in an isolated converter
US10164543B2 (en) System and method for controlling power converter with adaptive turn-on delay
KR101837164B1 (en) Switch controller, switch control method, and power supply device comprising the switch controller
US11201546B2 (en) Power converter and control circuit thereof
CN107872158B (en) Synchronous rectification control system and method of multi-mode switching power supply
CN1223073C (en) Power resource with synchronous power conversion
CN112701882B (en) Control circuit and control method of flyback converter
US11689095B2 (en) Adaptive gate drive for a power switch transistor in a switching power converter
CN104135790A (en) LED (Light-emitting Diode) dimming control circuit
US10536088B2 (en) Switched mode power supply controller
CN112994464A (en) Flyback switching circuit and control method thereof
CN114915191A (en) System and method for automatically determining switch state in power converter
US11621645B2 (en) Methods and device to drive a transistor for synchronous rectification
CN109120179B (en) Switch driving circuit of pulse power supply
CN112821775A (en) Active clamp flyback circuit and related control circuit and control method
CN104702134A (en) Method of controlling synchronous rectifier for power converter, control circuit, and power converter thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant