CN113410385A - Low-voltage floating gate photoelectric memory and preparation method thereof - Google Patents
Low-voltage floating gate photoelectric memory and preparation method thereof Download PDFInfo
- Publication number
- CN113410385A CN113410385A CN202110659470.9A CN202110659470A CN113410385A CN 113410385 A CN113410385 A CN 113410385A CN 202110659470 A CN202110659470 A CN 202110659470A CN 113410385 A CN113410385 A CN 113410385A
- Authority
- CN
- China
- Prior art keywords
- dielectric layer
- floating gate
- organic polymer
- voltage floating
- thickness
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 title claims abstract description 25
- 238000002360 preparation method Methods 0.000 title claims abstract description 11
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 239000002096 quantum dot Substances 0.000 claims description 24
- 239000000463 material Substances 0.000 claims description 23
- 229920000620 organic polymer Polymers 0.000 claims description 16
- 238000004528 spin coating Methods 0.000 claims description 16
- 238000003860 storage Methods 0.000 claims description 15
- 239000004372 Polyvinyl alcohol Substances 0.000 claims description 13
- 229920002451 polyvinyl alcohol Polymers 0.000 claims description 13
- 239000004793 Polystyrene Substances 0.000 claims description 12
- YXFVVABEGXRONW-UHFFFAOYSA-N Toluene Chemical compound CC1=CC=CC=C1 YXFVVABEGXRONW-UHFFFAOYSA-N 0.000 claims description 12
- 239000004065 semiconductor Substances 0.000 claims description 12
- 238000000137 annealing Methods 0.000 claims description 10
- 229920002223 polystyrene Polymers 0.000 claims description 9
- 229910052782 aluminium Inorganic materials 0.000 claims description 8
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 8
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 8
- 229910052737 gold Inorganic materials 0.000 claims description 8
- 239000010931 gold Substances 0.000 claims description 8
- 229920003229 poly(methyl methacrylate) Polymers 0.000 claims description 8
- 239000004926 polymethyl methacrylate Substances 0.000 claims description 8
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 7
- ZMXDDKWLCZADIW-UHFFFAOYSA-N N,N-Dimethylformamide Chemical compound CN(C)C=O ZMXDDKWLCZADIW-UHFFFAOYSA-N 0.000 claims description 7
- 229910052802 copper Inorganic materials 0.000 claims description 7
- 239000010949 copper Substances 0.000 claims description 7
- HXDOZKJGKXYMEW-UHFFFAOYSA-N 4-ethylphenol Chemical compound CCC1=CC=C(O)C=C1 HXDOZKJGKXYMEW-UHFFFAOYSA-N 0.000 claims description 6
- SLIUAWYAILUBJU-UHFFFAOYSA-N pentacene Chemical compound C1=CC=CC2=CC3=CC4=CC5=CC=CC=C5C=C4C=C3C=C21 SLIUAWYAILUBJU-UHFFFAOYSA-N 0.000 claims description 6
- 229920000036 polyvinylpyrrolidone Polymers 0.000 claims description 6
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 claims description 5
- 239000011521 glass Substances 0.000 claims description 5
- 229910052709 silver Inorganic materials 0.000 claims description 5
- 239000004332 silver Substances 0.000 claims description 5
- 238000010438 heat treatment Methods 0.000 claims description 4
- 238000002156 mixing Methods 0.000 claims description 4
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Substances O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 claims description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 2
- UHYPYGJEEGLRJD-UHFFFAOYSA-N cadmium(2+);selenium(2-) Chemical compound [Se-2].[Cd+2] UHYPYGJEEGLRJD-UHFFFAOYSA-N 0.000 claims description 2
- 238000004140 cleaning Methods 0.000 claims description 2
- 239000000084 colloidal system Substances 0.000 claims description 2
- 229910052981 lead sulfide Inorganic materials 0.000 claims description 2
- 229940056932 lead sulfide Drugs 0.000 claims description 2
- 239000000203 mixture Substances 0.000 claims description 2
- 229910052710 silicon Inorganic materials 0.000 claims description 2
- 239000010703 silicon Substances 0.000 claims description 2
- 238000000034 method Methods 0.000 claims 4
- FGUUSXIOTUKUDN-IBGZPJMESA-N C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 Chemical compound C1(=CC=CC=C1)N1C2=C(NC([C@H](C1)NC=1OC(=NN=1)C1=CC=CC=C1)=O)C=CC=C2 FGUUSXIOTUKUDN-IBGZPJMESA-N 0.000 claims 1
- 238000009987 spinning Methods 0.000 claims 1
- 235000012431 wafers Nutrition 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 abstract description 4
- 238000012545 processing Methods 0.000 abstract description 3
- 239000000243 solution Substances 0.000 description 12
- 238000012546 transfer Methods 0.000 description 6
- 238000001704 evaporation Methods 0.000 description 5
- 230000003287 optical effect Effects 0.000 description 5
- 239000013557 residual solvent Substances 0.000 description 5
- 239000002904 solvent Substances 0.000 description 4
- CSCPPACGZOOCGX-UHFFFAOYSA-N Acetone Chemical compound CC(C)=O CSCPPACGZOOCGX-UHFFFAOYSA-N 0.000 description 2
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- KFZMGEQAYNKOFK-UHFFFAOYSA-N Isopropanol Chemical compound CC(C)O KFZMGEQAYNKOFK-UHFFFAOYSA-N 0.000 description 2
- 239000007864 aqueous solution Substances 0.000 description 2
- 230000014759 maintenance of location Effects 0.000 description 2
- 230000005693 optoelectronics Effects 0.000 description 2
- 238000011160 research Methods 0.000 description 2
- 230000000717 retained effect Effects 0.000 description 2
- 238000007740 vapor deposition Methods 0.000 description 2
- NAJCQJKJQOIHSH-UHFFFAOYSA-L [Pb](Br)Br.[Cs] Chemical compound [Pb](Br)Br.[Cs] NAJCQJKJQOIHSH-UHFFFAOYSA-L 0.000 description 1
- 239000008186 active pharmaceutical agent Substances 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- AQCDIIAORKRFCD-UHFFFAOYSA-N cadmium selenide Chemical compound [Cd]=[Se] AQCDIIAORKRFCD-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 229910052681 coesite Inorganic materials 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 229910052906 cristobalite Inorganic materials 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 239000007772 electrode material Substances 0.000 description 1
- 238000005265 energy consumption Methods 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- RBTKNAXYKSUFRK-UHFFFAOYSA-N heliogen blue Chemical class [Cu].[N-]1C2=C(C=CC=C3)C3=C1N=C([N-]1)C3=CC=CC=C3C1=NC([N-]1)=C(C=CC=C3)C3=C1N=C([N-]1)C3=CC=CC=C3C1=N2 RBTKNAXYKSUFRK-UHFFFAOYSA-N 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- XCAUINMIESBTBL-UHFFFAOYSA-N lead(ii) sulfide Chemical compound [Pb]=S XCAUINMIESBTBL-UHFFFAOYSA-N 0.000 description 1
- SDQQBPKWLSANJO-UHFFFAOYSA-N methyl 2-methylprop-2-enoate;toluene Chemical compound COC(=O)C(C)=C.CC1=CC=CC=C1 SDQQBPKWLSANJO-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 125000005582 pentacene group Chemical group 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 229910052682 stishovite Inorganic materials 0.000 description 1
- 229910052905 tridymite Inorganic materials 0.000 description 1
- 238000002604 ultrasonography Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/80—Constructional details
- H10K10/82—Electrodes
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/466—Lateral bottom-gate IGFETs comprising only a single gate
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
- H10K10/471—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising only organic materials
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K10/00—Organic devices specially adapted for rectifying, amplifying, oscillating or switching; Organic capacitors or resistors having a potential-jump barrier or a surface barrier
- H10K10/40—Organic transistors
- H10K10/46—Field-effect transistors, e.g. organic thin-film transistors [OTFT]
- H10K10/462—Insulated gate field-effect transistors [IGFETs]
- H10K10/468—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics
- H10K10/474—Insulated gate field-effect transistors [IGFETs] characterised by the gate dielectrics the gate dielectric comprising a multilayered structure
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K30/00—Organic devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation
- H10K30/60—Organic devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation in which radiation controls flow of current through the devices, e.g. photoresistors
- H10K30/65—Light-sensitive field-effect devices, e.g. phototransistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10K—ORGANIC ELECTRIC SOLID-STATE DEVICES
- H10K71/00—Manufacture or treatment specially adapted for the organic devices covered by this subclass
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
- Y02E10/00—Energy generation through renewable energy sources
- Y02E10/50—Photovoltaic [PV] energy
- Y02E10/549—Organic PV cells
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Abstract
The invention provides a low-voltage floating gate photoelectric memory and a preparation method thereof. The solution process for preparing the first and second gate dielectric layers and the floating gate layer has the advantages of low cost, easy processing, large-area manufacture and good compatibility with a flexible substrate; the working voltage of the device is not higher than 5V.
Description
Technical Field
The invention relates to the field of memories, in particular to a low-voltage floating gate photoelectric memory and a preparation method thereof.
Background
The nonvolatile floating gate memory based on the organic field effect transistor structure has the advantages of light weight, low cost, easy processing, good compatibility with a flexible substrate and the like, thereby showing wide application prospect. In recent years, among nonvolatile floating gate memories, the photoelectric memory has attracted much attention as a new generation of storage device, not only having a large storage window, but also having a wide application prospect in the fields of image capture, optical information storage, optical computation, and the like. However, most conventional floating gate photo-memories are based on SiO2The gate dielectric layer, which is typically 50-300 nm thick, requires higher operating voltages (greater than 50V) for writing and erasing operations, which is not conducive to saving power consumption and market application requirements. The research on the low-voltage floating gate photoelectric memory to reduce the power consumption has great research value and application prospect.
Disclosure of Invention
The invention provides a low-voltage floating gate photoelectric memory and a preparation method thereof, which solve the problem that the conventional photoelectric memory needs higher operating voltage (more than 50V) to carry out writing and erasing operations.
The technical scheme for realizing the invention is as follows:
a low-voltage floating gate photoelectric memory sequentially comprises a substrate, a gate electrode, a first gate dielectric layer, a second gate dielectric layer, a charge storage layer, a semiconductor layer and a drain-source electrode from bottom to top.
The first gate dielectric layer is any one of polymethyl methacrylate (PMMA), Polystyrene (PS) or poly (4-ethylphenol) (PVP).
The second gate dielectric layer is polyvinyl alcohol.
The charge storage layer is a mixed material of a colloidal quantum dot material and an organic polymer.
The colloid quantum dot material is perovskite, lead sulfide or cadmium selenide quantum dot material, and the organic polymer is PMMA, PS or PVP.
The semiconductor layer is pentacene or copper perfluorophthalocyanine and has the thickness of 25-80 nm, and the drain-source electrode is gold, silver, copper or aluminum and has the thickness of 25-150 nm.
The preparation method of the low-voltage floating gate photoelectric memory comprises the following specific steps:
a. substrate selection and cleaning;
the substrate can be glass, silicon chip or PET material, the substrate is cleaned in deionized water, acetone and isopropanol solution for 10-30 minutes by ultrasonic wave in turn, and then is dried by a nitrogen gun;
b. evaporating a grid electrode;
the grid electrode can be made of gold, silver, aluminum and copper materials, and the thickness is controlled to be 10-30 nm;
c. preparing a first gate dielectric layer
The material can be polymethyl methacrylate (PMMA), Polystyrene (PS) and poly (4-ethylphenol) (PVP), an organic polymer is dissolved in toluene or N, N-Dimethylformamide (DMF), the concentration is kept to be 8-15 mg/mL, the organic polymer is spin-coated on a substrate at 800-3000 rpm for 25-60 seconds, the thickness is controlled to be 20-50 nm, and then the substrate is annealed at 60-120 ℃ for 5-60 minutes to remove residual solvent and solidify the material;
d. preparing a second gate dielectric layer
The material is polyvinyl alcohol (PVA), the PVA is heated and dissolved in water, the concentration is controlled to be 1-10 mg/mL, the PVA is spin-coated on the first grid dielectric layer at 800-3000 rpm, the spin-coating time is 25-60 seconds, the thickness is controlled to be 3-20nm, and then the PVA is annealed at 60-120 ℃ for 20-120 minutes to remove residual solvent and solidified material;
e. preparation of a Charge storage layer
The charge storage layer is a mixture of colloidal quantum dot material and organic polymer, and the colloidal quantum dot material can be perovskite (such as cesium lead bromide CsPbBr)3) Lead sulfide (PbS) and cadmium selenide (CdSe) quantum dot materials, and the organic polymer can be PMMA, PS or PVP. Specifically, firstly preparing quantum dots and an organic polymer solution, controlling the concentration to be 1-20 mg/mL, and then preparing the quantum dots and the organic polymer solutionThe polymer solution is mixed by 10-40% by mass, and can be uniformly mixed by using a magnetic stirrer or ultrasound. Finally, spin-coating on the second gate dielectric layer at 800-;
f. vapor deposition of semiconductor layer and drain-source electrode
The semiconductor material can be pentacene or perfluorinated copper phthalocyanine, the thickness is controlled to be 25-80 nm, the drain-source electrode material can be gold, silver, copper and aluminum, and the thickness is controlled to be 25-150 nm. The vapor deposition electrode uses a mask plate to form a channel, the length of the channel is controlled to be 10-200 mu m, and the width of the channel is controlled to be 0.5-3 mm.
The invention has the beneficial effects that:
(1) the solution process for preparing the first and second gate dielectric layers and the floating gate layer has the advantages of low cost, easy processing, large-area manufacture and good compatibility with a flexible substrate;
the function of the second gate dielectric layer: 1. the insulativity of the grid dielectric layer is increased, and the grid leakage is further prevented; 2. the second grid dielectric layer solvent, the first grid dielectric layer solvent and the charge storage layer solvent are orthogonal solvents, so that the first grid dielectric layer can be prevented from being damaged when the charge storage layer is prepared;
(2) the operating voltage is as low as 5V or less, and the energy consumption is reduced.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the drawings without creative efforts.
FIG. 1 is a schematic diagram of an optoelectronic memory according to the present invention.
FIG. 2 shows the absence of CsPbBr3Transfer curve of quantum dot device.
FIG. 3 shows a sample containing CsPbBr3Memory characteristics of quantum dot devices.
Fig. 4 shows data retention characteristics of the photoelectric memory.
FIG. 5 shows the endurance characteristics of the optoelectronic memory.
Detailed Description
The technical solutions of the present invention will be described clearly and completely with reference to the following embodiments of the present invention, and it should be understood that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be obtained by a person skilled in the art without inventive effort based on the embodiments of the present invention, are within the scope of the present invention.
As shown in fig. 1, the low-voltage floating gate photo memory structure in embodiment 1 of the present invention includes: the semiconductor device comprises a substrate 1, a gate electrode 2, a first gate dielectric layer 3, a second gate dielectric layer 4, a charge storage layer 5, a semiconductor layer 6 and a drain-source electrode 7.
Example 1
The preparation method comprises the following specific steps:
(1) firstly, evaporating a 20nm aluminum gate electrode on a glass substrate;
(2) then, PMMA toluene and PVA aqueous solution are spin-coated to prepare a first dielectric layer and a second dielectric layer, the concentrations are respectively 10 mg/ml and 2.5 mg/ml, and the spin-coating conditions are as follows: annealing at 2000 rpm for 40 s and 80 deg.C for 30 min respectively to obtain thicknesses of 43nm and 5 nm;
(3) PS (2 mg/ml) and CsPbBr3Mixing the quantum dot solution (10 mg/ml) according to the volume ratio of 10:3, spin-coating at the rotating speed of 2000 rpm for 40 seconds, and heating at 80 ℃ for 30 min to remove residual solvent;
(4) finally, 50nm pentacene semiconductor material and a gold electrode with the thickness of 80nm are evaporated. The length of the mask channel is 50 micrometers, the width of the mask channel is 1 millimeter, and the mask channel is marked as a Cs-30 device. In addition, only the PS solution was spin-coated on the second gate dielectric layer as a comparative device, which was designated as a Cs-0 device.
FIG. 2 shows the absence of CsPbBr3Transfer curve of quantum dot device, i.e. spin coating only PS solution on the second gate dielectric layer with gate voltage as abscissaV GSOrdinate is 1/2 th power of drain-source current (non-conducting)I DS|1/2). FIG. 3 is a drawing showingContaining CsPbBr3Memory characteristics of quantum dot devices. Using a wavelength of 405nm, 1 mW/cm2The pulsed light of light intensity and 1 second pulse width is used as the optical writing operation. Compared with the original transfer curve, after the optical writing operation, the transfer curve of the Cs-30 device is obviously shifted to the positive direction, and the transfer curve of the Cs-0 device is not obviously changed, which indicates that electrons in the Cs-30 device are captured in the charge trapping layer. CsPbBr under 405nm illumination3Photogenerated electron-hole pairs are generated in the quantum dots, electrons are captured and retained in a conduction band of the quantum dots, and holes are transferred to pentacene along energy band bending. After applying a gate voltage of-5V for 1 second (erase operation), the transfer curve of the Cs-30 device reverts to the initial state, meaning that the trapped electrons are released. And obtaining a storage window of 1.39V according to the difference value of the threshold voltages of the writing state and the erasing state. It should be noted that the operating voltage of the device is no higher than 5V. Fig. 4 shows data retention of the photoelectric memory over 10000 s, and the trapped electrons can be retained in the charge storage layer for a longer time. As can be seen from fig. 5, after 200 write/erase cycles, the current after optical writing and electrical erasing does not change much, indicating that the device has good stability.
Example 2
The preparation method comprises the following specific steps:
(1) firstly, evaporating a 10nm aluminum gate electrode on a glass substrate;
(2) then spin-coating PVP toluene and PVA water solution to prepare a first dielectric layer and a second dielectric layer, wherein the concentrations are respectively 8 mg/ml and 1 mg/ml, and the spin-coating conditions are as follows: annealing at 800 rpm for 25 seconds and 60 ℃ for 5 minutes respectively;
(3) PS (1 mg/ml) and CsPbBr3Mixing the quantum dot solution (1 mg/ml) according to the volume ratio of 10:2, spin-coating at the rotating speed of 800 rpm for 25 seconds, and heating at 60 ℃ for 20min to remove residual solvent;
(4) finally, evaporating 25nm pentacene semiconductor material and a gold electrode with the thickness of 25 nm. The length of the mask channel is 50 micrometers, and the width of the mask channel is 1 millimeter.
Example 3
The preparation method comprises the following specific steps:
(1) firstly, evaporating a 30nm aluminum gate electrode on a glass substrate;
(2) then spin-coating PS toluene and PVA aqueous solution to prepare a first dielectric layer and a second dielectric layer, wherein the concentrations are respectively 15 mg/ml and 10 mg/ml, and the spin-coating conditions are as follows: annealing at 3000 rpm for 60 s and 120 deg.c for 60 min;
(3) PS (10 mg/ml) and CsPbBr3Mixing quantum dot solution (10 mg/ml) according to a volume ratio of 10:2, spin-coating at a rotating speed of 3000 rpm for 60 seconds, and heating at 100 ℃ for 60min to remove residual solvent;
(4) finally, 80nm pentacene semiconductor material and a gold electrode with the thickness of 150nm are evaporated. The length of the mask channel is 50 micrometers, and the width of the mask channel is 1 millimeter.
The above description is only for the purpose of illustrating the preferred embodiments of the present invention and is not to be construed as limiting the invention, and any modifications, equivalents, improvements and the like that fall within the spirit and principle of the present invention are intended to be included therein.
Claims (10)
1. A low-voltage floating gate photoelectric memory is characterized in that: the grid electrode structure sequentially comprises a substrate (1), a grid electrode (2), a first grid dielectric layer (3), a second grid dielectric layer (4), a charge storage layer (5), a semiconductor layer (6) and a drain-source electrode (7) from bottom to top.
2. The low voltage floating gate flash memory of claim 1, wherein: the first gate dielectric layer (3) is any one of polymethyl methacrylate, polystyrene or poly (4-ethylphenol).
3. The low voltage floating gate flash memory of claim 1, wherein: the second gate dielectric layer (4) is polyvinyl alcohol.
4. The low voltage floating gate flash memory of claim 1, wherein: the charge storage layer (5) is a mixed material of a colloidal quantum dot material and an organic polymer.
5. The low voltage floating gate flash memory of claim 4, wherein: the colloid quantum dot material is perovskite, lead sulfide or cadmium selenide quantum dot material, and the organic polymer is PMMA, PS or PVP.
6. The low voltage floating gate flash memory of claim 1, wherein: the semiconductor layer (6) is pentacene or copper perfluorophthalocyanine and has the thickness of 25-80 nm, and the drain-source electrode (7) is made of gold, silver, copper or aluminum and has the thickness of 25-150 nm.
7. The method for preparing the low-voltage floating gate photoelectric memory of any one of claims 1 to 6, characterized by comprising the following steps:
a. substrate selection and cleaning;
b. a gate electrode (2) is evaporated;
c. preparing a first gate dielectric layer (3)
Dissolving an organic polymer in toluene or N, N-dimethylformamide, spin-coating on a substrate at 800-3000 rpm, and then annealing;
d. preparing a second gate dielectric layer (4)
Heating and dissolving PVA in water, spin-coating the PVA on the first grid dielectric layer (3) at 800-;
e. preparation of the Charge storage layer (5)
Firstly, preparing colloidal quantum dots and an organic polymer solution, then mixing the colloidal quantum dots and the organic polymer solution in proportion, spinning the mixture on a second grid dielectric layer (4) at 800-;
f. a semiconductor layer (6) and a drain-source electrode (7) are deposited.
8. The method of claim 7, wherein: the substrate in the step a is made of glass, silicon wafers or PET materials, the grid electrode (2) in the step b is made of gold, silver, aluminum or copper materials, and the thickness is controlled to be 10-30 nm.
9. The method of claim 7, wherein: in the step c, the concentration of the organic polymer is 8-15 mg/mL, the spin coating time is 25-60 seconds, the thickness is controlled to be 20-50 nm, the annealing temperature is 60-120 ℃, and the annealing time is 5-60 min; in the step d, the concentration of PVA is 1-10 mg/mL, the spin coating time is 25-60 seconds, the thickness is controlled to be 3-20nm, the annealing temperature is 60-120 ℃, and the annealing time is 20-120 min; in the step e, the concentrations of the colloidal quantum dots and the organic polymer solution are both 1-20 mg/mL, the proportion of the colloidal quantum dots and the organic polymer solution is 10% -40%, the spin-coating time is 25-60 seconds, the thickness is controlled to be 3-30nm, the annealing temperature is 60-100 ℃, and the annealing time is 20-60 min.
10. The method of claim 7, wherein: and f, forming a channel by using a mask plate when the drain-source electrode (7) is evaporated in the step f, wherein the length of the channel is controlled to be 10-200 mu m, and the width of the channel is controlled to be 0.5-3 mm.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110659470.9A CN113410385A (en) | 2021-06-15 | 2021-06-15 | Low-voltage floating gate photoelectric memory and preparation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110659470.9A CN113410385A (en) | 2021-06-15 | 2021-06-15 | Low-voltage floating gate photoelectric memory and preparation method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN113410385A true CN113410385A (en) | 2021-09-17 |
Family
ID=77683879
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110659470.9A Pending CN113410385A (en) | 2021-06-15 | 2021-06-15 | Low-voltage floating gate photoelectric memory and preparation method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113410385A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1409417A (en) * | 2002-09-23 | 2003-04-09 | 中国科学院长春应用化学研究所 | Organic film transistor and preparing method |
US20050104058A1 (en) * | 2001-12-19 | 2005-05-19 | Janos Veres | Organic field effect transistor with an organic dielectric |
US20060214154A1 (en) * | 2005-03-24 | 2006-09-28 | Eastman Kodak Company | Polymeric gate dielectrics for organic thin film transistors and methods of making the same |
CN101663772A (en) * | 2007-04-04 | 2010-03-03 | 剑桥显示技术有限公司 | Organic thin film transistors |
CN101978523A (en) * | 2008-02-06 | 2011-02-16 | 剑桥显示技术有限公司 | Method of fabricating top gate organic semiconductor transistors |
US20120138905A1 (en) * | 2010-12-01 | 2012-06-07 | Kookmin University Industry Academy Cooperation Foundation | Flexible organic memory device and method of fabricating the same |
CN105280816A (en) * | 2015-09-22 | 2016-01-27 | 复旦大学 | Method for preparing organic field effect transistor dielectric layer by using plasma crosslinking technology |
CN112349839A (en) * | 2020-10-26 | 2021-02-09 | 东北师范大学 | Intrinsic stretchable organic field effect transistor compatible with photoetching electrode and preparation method thereof |
-
2021
- 2021-06-15 CN CN202110659470.9A patent/CN113410385A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050104058A1 (en) * | 2001-12-19 | 2005-05-19 | Janos Veres | Organic field effect transistor with an organic dielectric |
CN1409417A (en) * | 2002-09-23 | 2003-04-09 | 中国科学院长春应用化学研究所 | Organic film transistor and preparing method |
US20060214154A1 (en) * | 2005-03-24 | 2006-09-28 | Eastman Kodak Company | Polymeric gate dielectrics for organic thin film transistors and methods of making the same |
CN101663772A (en) * | 2007-04-04 | 2010-03-03 | 剑桥显示技术有限公司 | Organic thin film transistors |
CN101978523A (en) * | 2008-02-06 | 2011-02-16 | 剑桥显示技术有限公司 | Method of fabricating top gate organic semiconductor transistors |
US20120138905A1 (en) * | 2010-12-01 | 2012-06-07 | Kookmin University Industry Academy Cooperation Foundation | Flexible organic memory device and method of fabricating the same |
CN105280816A (en) * | 2015-09-22 | 2016-01-27 | 复旦大学 | Method for preparing organic field effect transistor dielectric layer by using plasma crosslinking technology |
CN112349839A (en) * | 2020-10-26 | 2021-02-09 | 东北师范大学 | Intrinsic stretchable organic field effect transistor compatible with photoetching electrode and preparation method thereof |
Non-Patent Citations (1)
Title |
---|
吕文: "含有双层绝缘层的有机薄膜晶体管", 《中国学位论文全文数据库•硕士论文•华南理工大学》 * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Ercan et al. | Influence of polymeric electrets on the performance of derived hybrid perovskite-based photo-memory devices | |
CN103650121A (en) | Metal oxide TFT with improved source/drain contacts | |
CN103035842B (en) | Organic resistive random access memory based on graphene quantum dot doping and preparation method thereof | |
CN106684244A (en) | Floating gate-type flexible low-voltage organic field effect transistor memory | |
CN105810820A (en) | Porous structure organic field effect transistor photosensitive memory and preparation method thereof | |
CN108258116A (en) | A kind of semiconductor nano array organic field effect tube multi-bit memory and preparation method thereof | |
TW201010156A (en) | Optoelectronic memory device and method for manufacturing and measuring the same | |
CN113410385A (en) | Low-voltage floating gate photoelectric memory and preparation method thereof | |
Shan et al. | Multi-stacking indium zinc oxide thin-film transistors post-annealed by femtosecond laser | |
CN110518119A (en) | A kind of flexible organic non-volatile memory device and its preparation method and application preparing lanthana dielectric layer based on solwution method | |
CN105591029A (en) | Organic non-volatile memory device based on high K materials and preparation method thereof | |
CN103972389B (en) | A kind of dual stabilization part based on conjugated polymer doping and preparation method thereof | |
CN111548683B (en) | Polystyrene-porphyrin derivative nano vertical array film and preparation method and application thereof | |
Yang et al. | Flexible multi-level quasi-volatile memory based on organic vertical transistor | |
CN102738395B (en) | Based on the electric bi-stable device of broad stopband oxide coated quantum dots | |
KR20130022972A (en) | Non-volatile organic memory device and method for fabricating the same | |
CN112436010B (en) | Flexible memory based on two-dimensional material | |
Zhu et al. | Non-volatile optoelectronic memory based on a photosensitive dielectric | |
CN106981573B (en) | A kind of organic field effect tube memory and preparation method thereof from barrier layer structure | |
CN107968151A (en) | A kind of nano complex transistorized memory and preparation method thereof | |
CN110635029A (en) | Dual-band optical encryption resistive random access memory and preparation method, writing method and reading method thereof | |
CN109036487B (en) | Multistage optical memory based on short-channel organic transistor and preparation method thereof | |
CN105762276A (en) | Composite resistive random access memory and preparation method thereof | |
CN215220755U (en) | Steady photoelectric memristor with three-terminal electrode structure | |
CN116761438A (en) | Multifunctional organic field effect transistor, preparation method and application |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20210917 |
|
RJ01 | Rejection of invention patent application after publication |