CN113312293B - Link establishment management method for high-speed interface between Dies - Google Patents
Link establishment management method for high-speed interface between Dies Download PDFInfo
- Publication number
- CN113312293B CN113312293B CN202110597538.5A CN202110597538A CN113312293B CN 113312293 B CN113312293 B CN 113312293B CN 202110597538 A CN202110597538 A CN 202110597538A CN 113312293 B CN113312293 B CN 113312293B
- Authority
- CN
- China
- Prior art keywords
- die
- link
- local
- ready
- remote
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
Abstract
The invention provides a chain establishment management method of a high-speed interface between Dies, which comprises the steps of respectively setting a first ready signal and a second ready signal in a local Die and a remote Die which are interconnected through the high-speed interface, and indicating the link states of the local Die and the remote Die; when the local Die is ready for link negotiation, setting a first ready signal to be in a ready state and sending the ready signal to the remote Die; when the remote Die is ready for link negotiation, setting a second ready signal to be in a ready state and sending the ready signal to the local Die; if the second ready signal read by the local side Die is in a ready state, the local side Die starts to build a link; if the first ready signal read by the far-end Die is in a ready state, the far-end Die starts to establish a link. The invention can accurately acquire the state of the opposite terminal equipment by adopting a Die connection mode, thereby realizing the rapid link establishment, and also rapidly recovering the link negotiation and reestablishing the link when the link establishment needs to be actively initiated.
Description
Technical Field
The invention belongs to the field of chip design, and particularly relates to a link establishment management method for a high-speed interface between Dies.
Background
With the development of technologies such as big data calculation, artificial intelligence, etc., soC with similar functions becomes more sophisticated and reaches the maximum mask size. It is therefore desirable to divide the SoC into smaller modules in a multi-chip module (MCM) package, namely Die (bare Die). These separate Die require ultra-short distance links to enable inter-Die connections with high data rates. In the current interconnection technology between Die, serdes is an interconnection through a high-speed serial interface, interconnection pins between Die are differential signals, and P and N respectively represent a positive terminal and a negative terminal of the differential signals. As shown in fig. 1, a larger data bandwidth can be achieved with fewer interface signals.
In the inter-Die high-speed interface technology, link establishment needs to be completed before data communication between the Die and the Die. Data transmission can be performed only after the link is established stably. Fast and reliable link establishment between Dies can accelerate data transmission between Dies. In a scene that the master Die and the slave Die are interconnected into a chip, a link is established between the dies quickly, so that the master Die can carry out data communication with the slave Die as soon as possible, configuration such as initialization is carried out, and the chip starting process is accelerated.
Before establishing a link, the two end devices respectively discover each other. In the prior art, the local device detects whether the remote device exists, and the local device judges whether the remote device exists or not through the charging time of the series capacitor, wherein the charging time is short, which indicates that the remote device is not connected. And the long charging time indicates that the far-end is connected with the equipment. Taking fig. 2 as an example, when two devices are docked, serdes of both devices has a transmitting end and a receiving end, and the transmitting end of the local end is linked with the receiving end of the remote device. The intermediate wires are differential signals. A termination resistor needs to be provided at the receiving end of the remote device. When the remote device is not present, the termination resistor is not present, only the capacitor. The voltage difference between two ends of the capacitor on the differential signal line is small, and the charging time is short. When a remote device exists, the other end of the capacitor is grounded through the terminating resistor, so that the voltage difference between the two ends of the capacitor is increased, and finally the charging time is long. The local Serdes judges whether the remote equipment exists or not according to the charging time. That is, the prior art must rely on the terminating resistor for the butt joint detection, and in the link establishment phase of the interconnection between the Die, the terminating resistor must be set for the receiving direction of the opposite terminal, which inevitably increases the requirement for the devices at both ends and the hardware cost.
When the local terminal equipment detects the existence of the remote terminal equipment through the sending terminal, the local terminal equipment starts to enter a link negotiation stage and starts to carry out link negotiation. Similarly, when the remote device detects the existence of the local device through the sending end, the remote device starts to enter a link negotiation stage. When the devices at both ends enter the link negotiation stage, the whole link starts to mutually transmit code streams to carry out link negotiation, and the code streams are respectively in a stable state after the link negotiation is successful. However, both devices cannot obtain the actual state of the opposite device, so the link negotiation is completely blind negotiation, and only the response of the opposite device can be waited, so that the successful time of link establishment cannot be determined. In addition, when the link is abnormal or the system needs to rebuild the link, the master device sends a reset request code stream to the slave device, and resets the two-side negotiation state machine to rebuild the link. The reset of the equipment at the two ends is also blind reset, and the two sides cannot acquire the reset state of the equipment at the opposite end, so that the reset state is not timely.
Disclosure of Invention
The invention provides a method for managing a link establishment of a high-speed interface between Dies in a first aspect, which comprises the following steps:
step S101, respectively setting a first ready signal and a second ready signal in a local Die and a remote Die which are interconnected through a high-speed interface, wherein the first ready signal and the second ready signal are used for indicating link states of the local Die and the remote Die;
step S102, when the local Die is ready for link negotiation, setting the first ready signal to be in a ready state, and sending the first ready signal to the remote Die; when the remote Die is ready for link negotiation, setting the second ready signal to the ready state, and sending the second ready signal to the local Die;
step S103, the local Die and the remote Die respectively read the second ready signal and the first ready signal sent by the opposite end;
step S104, if the second ready signal read by the local side Die is in the ready state, the local side Die starts to build a link; or
If the first ready signal read by the remote Die is the ready state, the remote Die initiates link establishment.
Preferably, the setting of the first ready signal and the second ready signal in the local Die and the remote Die, respectively, further comprises:
initializing the first ready signal and the second ready signal to an not ready state in the local Die and the remote Die, respectively.
Preferably, the local Die and the remote Die initiate chain establishment, further comprising:
and the local side Die and the remote side Die simultaneously send negotiation code streams, and after receiving the negotiation code stream of the opposite side, the negotiation handshake with the opposite side equipment is completed.
Preferably, the high speed interface is Serdes, and the first ready signal and the second ready signal are both independent of Serdes.
Preferably, the local Die is a master Die, and the remote Die is a slave Die. And the master Die comprises an on-chip CPU, and after the link completes the chain establishment, the on-chip CPU of the master Die sends a configuration command to the slave Die through the Die link, and the configuration command carries out initialization configuration operation on the slave Die.
The present invention provides a link reestablishing method for a high-speed interface between Die in a second aspect, which is characterized by comprising:
step S201, respectively setting a first reset signal and a second reset signal in a local Die and a remote Die interconnected through a high-speed interface, wherein the first reset signal and the second reset signal are used for indicating the reset states of the local Die and the remote Die;
step S202, when the local side Die finds that the link is abnormal, the first reset signal is set to be in an effective state, and the first reset signal is sent to the far-end Die; or when the remote Die finds that the link is abnormal, setting the second reset signal to the valid state, and sending the second reset signal to the local Die;
step S203, the local Die and the remote Die respectively read the second reset signal and the first reset signal sent by the opposite end;
step S204, if the second reset signal read by the local side Die is in the valid state, the local side Die restarts the link establishment; or
If the first reset signal read by the far-end Die is in the valid state, the far-end Die restarts the link establishment.
Preferably, the local Die restarts the link establishment, further comprising:
when a remote Die is ready for link negotiation, setting a second ready signal preset in the remote Die to be in a ready state, sending the second ready signal to a local Die, and restarting link establishment by the local Die if the second ready signal read by the local Die is in the ready state;
the remote Die restarts the link establishment and further comprises:
when a local Die is ready for link negotiation, setting a first ready signal preset in the local Die to be in a ready state, sending the first ready signal to a remote Die, and restarting link establishment by the remote Die if the first ready signal read by the remote Die is in the ready state.
Preferably, the setting of the first reset signal and the second reset signal in the local Die and the remote Die respectively further includes:
initializing the first reset signal and the second reset signal to an invalid state in the local Die and the remote Die, respectively.
Preferably, after setting the first reset signal or the second reset signal to an active state, the method further comprises:
and restoring the link logic of the local Die or the remote Die to an initial state.
Preferably, the step S204 further comprises:
if the second reset signal read by the local Die is in the valid state, restoring the link logic of the remote Die to an initial state; or, if the first reset signal read by the far-end Die is in the valid state, restoring the link logic of the local-end Die to an initial state.
Preferably, the local Die is a master Die, the remote Die is a slave Die, and the master Die simultaneously restores link logic of the master Die and the slave Die to an initial state after the first reset signal is set to an active state.
Preferably, the high speed interface is Serdes, and the first reset signal and the second reset signal are both independent of Serdes.
Compared with the prior art, the invention has the following advantages:
the invention adopts the Die connection mode, can accurately know whether the opposite terminal equipment enters the link negotiation state, and carries out the rapid link establishment, and rapidly recovers the link negotiation when the link is abnormal, and carries out the link reconstruction.
Additional features and advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by the practice of the invention. The objectives and other advantages of the invention will be realized and attained by the structure particularly pointed out in the written description and claims hereof as well as the appended drawings.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 shows a schematic diagram of an interconnection structure of high-speed serial interfaces between Die according to the prior art.
Fig. 2 shows a schematic diagram of detecting the in-place of the remote device of the inter-Die high-speed interface according to the prior art.
Fig. 3 shows a schematic diagram of an interconnection structure between Die according to an embodiment of the present invention.
Fig. 4 shows a schematic diagram of an inter-chip interconnection structure according to an embodiment of the invention.
Fig. 5 is a schematic diagram illustrating an interconnection structure of a master Die and a slave Die according to another embodiment of the present invention.
Fig. 6 shows a schematic diagram of an interconnection structure among multiple Die according to another embodiment of the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, but not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The invention adopts a Die connection mode to accurately know whether the opposite terminal equipment enters a link negotiation state, and carries out rapid link establishment according to the detection result. When the link is abnormal or the main Die needs to actively initiate the link reestablishment, the link negotiation can be quickly recovered, and the link reestablishment is carried out.
Fig. 3 is a schematic diagram of interconnection between Die and Die. As shown in fig. 3, two Die are named Die0 and Die1, respectively. The signals Ready0, ready1, reset0, reset1 are interconnect interfaces between Die0 and Die1, independent of Serdes' interfaces. Signal Ready0 is a link state indicator for Die0 indicating whether Die0 is present and Ready for link negotiation. The Ready0 signal is connected with the Die1 through the interconnection pin between the dies, and the Die1 judges the equipment state of the Die0 according to the state of the Ready0 signal. When Ready0 is 0x0, die1 determines that remote device Die0 is not present. When Ready0 is 0x1, die1 determines that remote device Die0 is present and determines that remote device Die0 is Ready for link negotiation. Similarly, ready1 is the state link status indicator of Die1, and is connected to Die0 through the inter-Die interconnect pin, and Die0 determines the device state of Die1 according to the Ready1 signal state. When Ready1 is 0x0, die0 determines that remote device Die1 is not present. When Ready1 is 0x1, die0 determines that remote device Die1 is present and determines that remote device Die1 is Ready for link negotiation.
The first aspect of the present invention provides a method for establishing a link quickly and reliably in high-speed interface interconnection between Die, including:
step S101, the local device Die0 and the remote device Die1 initialize signals Ready0 and Ready1 to 0x0 respectively;
step S102, when the local device Die0 is Ready for link negotiation, setting the signal Ready0 to be 0x1, and when the remote device Die1 is Ready for link negotiation, setting the signal Ready1 to be 0x1;
step S103, reading signals Ready1 and Ready0 sent by an opposite terminal respectively by local equipment Die0 and remote equipment Die 1;
and step S104, if the read Ready0 and Ready1 are both 0x1, the two-end equipment starts to send negotiation code streams, and starts to build a chain.
When both Ready0 and Ready1 are 0x1, the two end devices simultaneously determine that both the local end and the remote end enter a link negotiation stage, and at the moment, the two end devices start to send negotiation code streams and start link establishment, so that the link can be established successfully and quickly.
Taking Die0 in fig. 3 as an example, die0 starts entering the link negotiation stage after completing initialization, at which time Die0 sets Ready0 to 0x1, and notifies Die1. At this time, die0 starts to wait for the state support of Ready1 of the remote device, when Ready1 is 0x1, die0 determines that the remote device Die1 also starts to enter the link negotiation stage, die0 starts to send the negotiation code stream for link negotiation, and at the same time, die0 starts to receive the negotiation code stream of Die1, thereby completing the negotiation handshake with the remote device.
The second aspect of the present invention provides a method for performing link fast reconstruction when the link between the Die is abnormal. When the equipment at the two ends is abnormal, the equipment at the two ends can initiate reset operation through the reset pin, the link of the equipment at the two ends is restored to the initial state, and link negotiation is carried out again. The method for quickly rebuilding the link comprises the following steps:
step S201, the local device Die0 and the remote device Die1 initialize the signals Reset0 and Reset1 to be invalid respectively;
step S202, when the local device Die0 finds that the link is abnormal, restoring the link logic of the local device Die0 to the initial state, and setting a signal Reset0 to be effective; or, when the remote device Die1 finds that the link is abnormal, restoring the link logic of Die1 to the initial state, and setting the signal Reset1 to be valid;
step S203, the local device Die0 and the remote device Die1 respectively read the signals Reset1 and Reset0 sent by the opposite terminal;
step S204, if Reset0 read by the remote device Die1 is valid, restoring the link logic of Die1 to the initial state, or, if Reset1 read by the local device Die0 is valid, restoring the link logic of Die0 to the initial state;
step S205, the two-end device starts to send the negotiation code stream, and restarts the link establishment.
Taking Die0 in fig. 3 as an example for explanation, when Die0 finds that the link is abnormal, die0 may actively initiate Reset, and restore the link logic of Die0 home terminal to the initial state, and at the same time, set the Reset0 pin to be valid, and the Reset0 pin signal will restore the link logic of Die1 to the initial state. And restarting the link logic on both sides of the Die0 and the Die1 for initialization, and restarting the link negotiation through signals Ready0 and Ready1 after the initialization is completed.
It can be seen that, the invention provides one or more Ready pins between the Die for indicating the link state of the device, so that the devices at both ends can quickly and intuitively obtain the state of the device at the opposite end, and quickly establish a link according to the states of the devices at both ends. Since both Ready and Reset signals are independent of Serdes, the method does not depend on the detection result of Serdes at the local end to the remote device.
One or more Reset pins are provided between the Dies and used for initiating a Reset link, so that any device of the two-end devices can initiate the operation of the Reset link, and when an exception occurs, the link can be Reset and recovered quickly, and the working state of the two-end Serdes is not depended on.
By the method, when interconnection is carried out among the high-speed interfaces Die, the Serdes terminating resistor does not need to be arranged on the end equipment.
The link establishment management method of the invention can also be used in the scene of interconnection between chips as shown in fig. 4, and can complete the operations of link quick link establishment and link recovery.
Specifically, when both Ready0 and Ready0 are 0x1, the two-end chips on the same board simultaneously determine that both the local-end chip and the remote-end chip have entered the link negotiation stage, and at this time, the two-end chips start to send negotiation code streams to start link establishment, so that the link can be established successfully and quickly. Taking chip0 as an example, chip0 starts entering a link negotiation stage after completing initialization, and at this time, chip0 sets Ready0 to 0x1, and notifies chip1. At this time, chip0 starts to wait for the state support of Ready1 of the remote chip, when Ready1 is 0x1, chip0 judges that chip1 of the remote chip also starts to enter a link negotiation stage, chip0 starts to send a negotiation code stream for link negotiation, and simultaneously chip0 starts to receive the negotiation code stream of chip1, and finishes negotiation handshake with the remote chip.
When any one of the chips is abnormal, the chips at the two ends can initiate reset operation through the reset pin, so that the links of the chips at the two ends are restored to the initial state, and link negotiation is carried out again. Taking chip0 as an example for explanation, when chip0 finds that a link is abnormal, chip0 may actively initiate Reset, restore the link logic of the local end of chip0 to the initial state, and simultaneously set the Reset0 pin as valid, and restore the link logic of chip1 to the initial state through a Reset0 pin signal. And restarting the link logic at both sides of the chip0 and the chip1 for initialization, and after the initialization is completed, performing link negotiation again through signals Ready0 and Ready 1.
In practical applications, the method for managing link establishment of a high-speed interface between dice according to the present invention can be applied to various scenarios, and fig. 5 shows an application scenario of an interconnection structure of a master Die and a slave Die according to another embodiment. When interconnecting master and slave Dies, the two Dies are integrated into one chip and share a set of management systems. The master Die comprises an on-chip CPU, the slave Die does not comprise an on-chip CPU, and the configuration and the initialization of the slave Die depend on the on-chip CPU of the master Die, namely the on-chip CPU of the master Die is responsible for initializing or configuring the slave Die. Two Dies share one on-chip CPU, and after the chip is powered on, the two Dies complete link establishment through the link establishment management method of the high-speed interface between Dies, and the specific link establishment process is completely the same as that described above with reference to FIG. 3, and therefore, the description is omitted. When Die0 is the master Die and Die1 is the slave Die, die0 simultaneously restores the link logic of Die0 and Die1 to the initial state after setting reset0 to the active state. After the link establishment is completed, the on-chip CPU of the master Die may send a configuration command to the slave Die through the Die link, where the configuration command performs configuration operations such as initialization on the slave Die. At this time, the link interconnecting the Die may be used as part of the system-on-chip bus.
The method for managing the link establishment of the high-speed interface between the Dies not only supports double-Die interconnection, but also supports multi-Die interconnection. As shown in fig. 6, four interconnected dies are Die0 to Die3, where Die0 and Die1, die1 and Die3, die3 and Die2, and Die0 and Die2 can respectively establish a high-speed interface, and based on this, by executing the chain establishment management method of the inter-Die high-speed interface of the present invention, any two dies can perform fast chain establishment according to the Ready signal between the two corresponding ends, and perform state recovery according to the corresponding Reset signal. The specific link establishment process is completely the same as that described above with reference to fig. 3, and thus is not described again.
It will be appreciated by persons skilled in the art that the steps of the method and components of the apparatus described in the above embodiments are by way of example only. One skilled in the art may combine, add or delete one or more flows, parameters, and numbers of the Die link establishment management method as required, or perform conceivable combinations and adjustments of the features of the above embodiments, without limiting the concept of the present invention to the specific structures and steps of the above examples. For example, on the premise that the Ready and Reset signals can respectively play a role of transferring the Die state and resetting the dual Die at the same time, the Ready and Reset signals may be a set of signals or a plurality of sets of signals, and the number of signals is not limited in the present invention.
Although the present invention has been described in detail with reference to the foregoing embodiments, it should be understood by those skilled in the art that various changes in form and details may be made therein without departing from the spirit and scope of the invention; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (10)
1. A method for managing link establishment of a high-speed interface between Dies is characterized by comprising the following steps:
step S101, respectively setting a first ready signal and a second ready signal in a local Die and a remote Die which are interconnected through a high-speed interface, wherein the first ready signal and the second ready signal are used for indicating link states of the local Die and the remote Die;
the setting of the first ready signal and the second ready signal in the local Die and the remote Die respectively further includes: initializing the first ready signal and the second ready signal to an not ready state in the local Die and the remote Die, respectively;
step S102, when the local Die is ready for link negotiation, setting the first ready signal to be in a ready state, and sending the first ready signal to the remote Die; when the remote Die is ready for link negotiation, setting the second ready signal to the ready state, and sending the second ready signal to the local Die;
step S103, the local Die and the remote Die respectively read the second ready signal and the first ready signal sent by the opposite end;
step S104, if the second ready signal read by the Die at the home terminal is in the ready state, the Die at the home terminal starts to build a link; if the first ready signal read by the remote Die is in the ready state, the remote Die starts to build a chain;
and the local side Die and the remote side Die enter a link negotiation stage, simultaneously send negotiation code streams, and finish negotiation handshake with opposite terminal equipment after receiving the negotiation code streams of the opposite terminal.
2. The method of chain establishment management for an inter-Die high speed interface according to claim 1, wherein said high speed interface is Serdes and said first ready signal and said second ready signal are both independent of Serdes.
3. The method according to claim 1, wherein said local Die is a master Die and said remote Die is a slave Die.
4. The method according to claim 3, wherein the master Die comprises an on-chip CPU, and when the link completes the link establishment, the on-chip CPU of the master Die sends a configuration command to the slave Die through the Die link, and the configuration command performs an initialization configuration operation on the slave Die.
5. A method for rebuilding a link of a high-speed interface between Dies is characterized by comprising the following steps:
step S201, respectively setting a first reset signal and a second reset signal in a local Die and a remote Die interconnected through a high-speed interface, wherein the first reset signal and the second reset signal are used for indicating the reset states of the local Die and the remote Die;
step S202, when the local side Die finds that the link is abnormal, the first reset signal is set to be in an effective state, and the first reset signal is sent to the far-end Die; or when the remote Die finds that the link is abnormal, setting the second reset signal to be in an effective state, and sending the second reset signal to the local Die;
step S203, the local Die and the remote Die respectively read the second reset signal and the first reset signal sent by the opposite end;
step S204, if the second reset signal read by the local side Die is in the valid state, the local side Die restarts the link establishment; if the first reset signal read by the far-end Die is in the valid state, restarting the link establishment by the far-end Die;
the local Die restarts the link establishment and further comprises:
when a far-end Die is ready for link negotiation, setting a second ready signal preset in the far-end Die to be in a ready state, sending the second ready signal to a local-end Die, and restarting link establishment by the local-end Die if the second ready signal read by the local-end Die is in the ready state;
the remote Die restarts the link establishment and further comprises:
when a local Die is ready for link negotiation, setting a first ready signal preset in the local Die to be in a ready state, sending the first ready signal to a remote Die, and if the first ready signal read by the remote Die is in the ready state, restarting link establishment by the remote Die;
and the local end Die and the remote end Die enter a link negotiation stage, simultaneously send negotiation code streams, and finish negotiation handshake with opposite-end equipment after receiving the negotiation code streams of the opposite end.
6. The method for reestablishing a link at a high speed interface between dies according to claim 5, wherein said setting a first reset signal and a second reset signal in the local Die and the remote Die, respectively, further comprises:
initializing the first reset signal and the second reset signal to an invalid state in the local Die and the remote Die, respectively.
7. The link reestablishment method for an inter-Die high-speed interface according to claim 5, wherein:
after setting the first reset signal or the second reset signal to an active state, further comprising:
and restoring the link logic of the local Die or the remote Die to an initial state.
8. The method for rebuilding a link over a high speed inter-Die interface of claim 5, wherein said step S204 further comprises:
if the second reset signal read by the local Die is in the valid state, restoring the link logic of the remote Die to an initial state; or
And if the first reset signal read by the far-end Die is in the valid state, restoring the link logic of the local-end Die to an initial state.
9. The method of claim 8, wherein said local Die is a master Die and said remote Die is a slave Die, and said master Die simultaneously restores link logic of said master and slave dice to an initial state after said first reset signal is set to an active state.
10. The method for link reestablishment of an inter-Die high-speed interface according to claim 5,
the high speed interface is Serdes, and the first reset signal and the second reset signal are both independent of Serdes.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110597538.5A CN113312293B (en) | 2021-05-28 | 2021-05-28 | Link establishment management method for high-speed interface between Dies |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110597538.5A CN113312293B (en) | 2021-05-28 | 2021-05-28 | Link establishment management method for high-speed interface between Dies |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113312293A CN113312293A (en) | 2021-08-27 |
| CN113312293B true CN113312293B (en) | 2022-10-04 |
Family
ID=77376121
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110597538.5A Active CN113312293B (en) | 2021-05-28 | 2021-05-28 | Link establishment management method for high-speed interface between Dies |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113312293B (en) |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102521409A (en) * | 2011-12-28 | 2012-06-27 | 北京人大金仓信息技术股份有限公司 | Method for updating data of database in batch mode based on communication protocol |
| CN112817908A (en) * | 2021-02-05 | 2021-05-18 | 中国电子科技集团公司第五十八研究所 | Inter-die high-speed expansion system and expansion method thereof |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8913527B2 (en) * | 2008-06-12 | 2014-12-16 | Nokia Corporation | Multiple die communication system |
| US20170337144A1 (en) * | 2014-12-01 | 2017-11-23 | Rambus Inc. | High Performance, High Capacity Memory Systems and Modules |
-
2021
- 2021-05-28 CN CN202110597538.5A patent/CN113312293B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102521409A (en) * | 2011-12-28 | 2012-06-27 | 北京人大金仓信息技术股份有限公司 | Method for updating data of database in batch mode based on communication protocol |
| CN112817908A (en) * | 2021-02-05 | 2021-05-18 | 中国电子科技集团公司第五十八研究所 | Inter-die high-speed expansion system and expansion method thereof |
Non-Patent Citations (1)
| Title |
|---|
| 高可靠性蓝牙文件传输协议RBTFT的设计与实现;王楠等;《微电子学与计算机》;20040420(第03期);全文 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113312293A (en) | 2021-08-27 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4768017B2 (en) | Point-to-point link negotiation method and apparatus | |
| CN102576339B (en) | Multi-protocol storage device bridge | |
| US9967025B2 (en) | Diagnostic port for inter-switch and node link testing in electrical, optical and remote loopback modes | |
| JP2524480B2 (en) | Quiesce and unquiesce functions for intersystem channels | |
| US20110320706A1 (en) | Storage apparatus and method for controlling the same | |
| US10698856B1 (en) | Alternative protocol selection | |
| CN116501681B (en) | CXL data transmission board card and method for controlling data transmission | |
| CN115550291A (en) | Reset system and method for switch, storage medium, and electronic device | |
| CN104536853B (en) | A kind of device ensureing dual controller storage device resource continuous availability | |
| WO2012167461A1 (en) | Method and system for realizing interconnection fault-tolerance between cpus | |
| US8909979B2 (en) | Method and system for implementing interconnection fault tolerance between CPU | |
| CN113312293B (en) | Link establishment management method for high-speed interface between Dies | |
| CN113312304B (en) | Interconnection device, mainboard and server | |
| US7656789B2 (en) | Method, system and storage medium for redundant input/output access | |
| CN114884767B (en) | Synchronous dual-redundancy CAN bus communication system, method, equipment and medium | |
| CN102880583A (en) | Device and method for configuring dynamic link of multi-way server | |
| EP2775678B1 (en) | Diagnostic port for inter-switch and node link testing in electrical, optical and remote loopback modes | |
| CN113626363A (en) | Multi-bus architecture device facing micro-nano satellite-borne computer and control method thereof | |
| Chau et al. | A design-diversity based fault-tolerant COTS avionics bus network | |
| CN116680224A (en) | Asymmetric PCIe bus design method, device, bus device and system | |
| CN113613347A (en) | Single-host multi-disk cluster communication method, device and system | |
| CN114253616A (en) | Server mainboard based on AMD platform and starting control method and system thereof | |
| CN113032317A (en) | Method and device for PCIE (peripheral component interface express) signal expansion based on server | |
| CN116414738A (en) | D2D bus interface initialization method, device and chip | |
| CN117062133A (en) | Bonding-based multi-WiFi multi-link communication method, device, equipment and medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |