CN113255262B - Object allocation method and device, computer equipment and storage medium - Google Patents
Object allocation method and device, computer equipment and storage medium Download PDFInfo
- Publication number
- CN113255262B CN113255262B CN202110628365.9A CN202110628365A CN113255262B CN 113255262 B CN113255262 B CN 113255262B CN 202110628365 A CN202110628365 A CN 202110628365A CN 113255262 B CN113255262 B CN 113255262B
- Authority
- CN
- China
- Prior art keywords
- netlist file
- information
- programmable logic
- operation object
- hierarchical
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
- G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/327—Logic synthesis; Behaviour synthesis, e.g. mapping logic, HDL to netlist, high-level language to RTL or netlist
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/54—Interprogram communication
- G06F9/543—User-generated data transfer, e.g. clipboards, dynamic data exchange [DDE], object linking and embedding [OLE]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Software Systems (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
The invention provides an object allocation method, an object allocation device, computer equipment and a storage medium, which belong to the field of chip design, and specifically comprise analyzing a hierarchical netlist file of a multi-level organization structure and a logic netlist file of each programmable logic device in networking; acquiring object information, current device information and appointed device information of an operation object; extracting a connection relation from the logic netlist file according to the current device information; moving the object information of the operation object to a logic netlist file according to the connection relation; constructing a connecting channel in the hierarchical netlist file based on the specified device information and the connection relation; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel. By the processing scheme, the user copying and moving requirements can be met within a few seconds without re-synthesis, segmentation and networking wiring in the multi-level netlist.
Description
Technical Field
The invention relates to the field of chip design, in particular to an object distribution method, an object distribution device, computer equipment and a storage medium.
Background
The design file of the programmable logic device can be a netlist file with a layer-by-layer nested structure, and the netlist file internally contains corresponding logic function units and other connection information. The chip logic design file may be displayed as a mesh-like, hierarchical data structure containing information about various operands, ports connected to the operands, connections, and the like. It can be generated by a user RTL level high level language through a logic synthesis process in general.
Firstly, performing logic synthesis on an RTL design to generate a netlist, wherein the logic synthesis process usually takes a large amount of time, sometimes even dozens of hours; then, because the design logic scale is too large, a user has to often divide the netlist into a plurality of parts with specified quantity through a dividing tool, distribute the parts to corresponding and different programmable logic devices (FPGAs), and connect interconnection lines among the FPGAs according to the logic relation; and finally, running logic (which can contain a plurality of operation objects) on all the FPGAs to perform overall logic verification.
In the process of debugging and logic verification of a design netlist, sometimes an operation object (instance) at a specified level in a certain FPGA needs to be allocated to a certain level of other specific FPGAs, for example, a requirement for moving a certain instance at a specified level to a specified level of other FPGAs in a netlist of a certain FPGA, for example, in order to test and debug performance, a certain module needs to be moved to an FPGA where other modules having a certain function or connection relationship with the certain module are located, and an experimental result is observed to find an optimal allocation position; or, after the division process is completed, some key modules, such as clock modules, are distributed into a certain programmable logic array, and output signals of the modules are transmitted to modules in other logic arrays through interconnection lines among the logic arrays, because the interconnection lines have larger delay for transmitting signals, and consume interconnection IO resources, and reduce the overall performance, the key modules need to be directly copied into other FPGAs using the output signals thereof, so that the modules therein directly use the outputs thereof, and the signals are prevented from being transmitted through the interconnection lines; for another example, in a multi-core system, there are a large number of duplicate modules with the same content, and the duplicate modules sometimes need to be copied, distributed to other different logic arrays for testing or debugging. However, if these requirements are to be met, the design process of redesigning the source code and performing the logical synthesis again, and building a new interconnection line by the logical synthesis and the segmentation algorithm is divided again may take tens of hours, which not only requires a complicated process and takes a terrible amount of time, but also requires redesign once the design is not reasonable, and the efficiency cannot be improved.
Disclosure of Invention
Therefore, in order to overcome the above disadvantages of the prior art, the present invention provides an object allocation method, apparatus, computer device and storage medium that can fulfill the copying and migration requirements of users within a few seconds without re-synthesis, splitting, networking and wiring in a multi-level netlist.
In order to achieve the above object, the present invention provides an object allocation method in a multi-level netlist, including: analyzing a hierarchical netlist file of the multi-hierarchical organization structure and a logic netlist file of each programmable logic device in the networking; acquiring object information, current device information and appointed device information of an appointed and distributed operation object; extracting the operation object and the corresponding connection relation from the logic netlist file according to the current device information; moving the object information of the operation object into the logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the hierarchy netlist file; constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relation; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
In one embodiment, the moving the object information of the operation object to a logic netlist file corresponding to a highest-level programmable logic device in the hierarchical netlist file according to the connection relationship includes: judging the connection relation between the operation object and each module of the same layer and the adjacent layer of the operation object in the hierarchical netlist file; extracting the associated connecting line and the corresponding port corresponding to the operation object in the logic netlist file according to the connecting line type, and taking the object information as information to be reconstructed; deleting the information to be reconstructed from the logic netlist file on the same layer, and reconstructing the connection relation between the operation object and each upper layer of programmable logic device in the upper layer of logic netlist file according to the information to be reconstructed in the upper layer of logic netlist file to which the operation object belongs; and repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file.
In one embodiment, the constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship includes: when the operation objects need to be distributed to a plurality of programmable logic devices, copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices; determining an output signal between the operation object and a highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, the constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship includes: when the operation object needs to be migrated from one programmable logic device to another programmable logic device, determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, the assigning the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relationship in the hierarchical netlist file through the connection channel includes: deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
The present invention also provides an object allocation apparatus, the apparatus comprising: the file analysis module is used for analyzing a hierarchical netlist file of a multi-level organization structure and a logic netlist file of each programmable logic device in the networking; the specified information acquisition module is used for acquiring the object information, the current device information and the specified device information of the operation object which is specified and distributed; the connection relation extraction module is used for extracting the operation object and the corresponding connection relation from the logic netlist file according to the current device information; the object floating module is used for moving the object information of the operation object to a logic netlist file corresponding to the highest-level programmable logic device in the hierarchy netlist file according to the connection relation; a channel construction module, configured to construct a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship; and the object sinking module is used for distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
The invention also provides a computer device comprising a memory and a processor, wherein the memory stores a computer program, and the processor implements the steps of the method when executing the computer program.
The invention also provides a computer-readable storage medium, on which a computer program is stored, characterized in that the computer program realizes the steps of the above-mentioned method when executed by a processor.
Compared with the prior art, the invention has the advantages that: the scheme and the program of the designated module are directly copied and migrated at the netlist level, the re-synthesis, the division and the networking wiring are not needed, and the copying and moving needs of a user can be completed in a memory within a few seconds.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present application, the drawings needed to be used in the embodiments will be briefly described below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a diagram illustrating an application scenario of an object allocation method according to an embodiment of the present invention;
FIG. 2 is a flow chart illustrating an object allocation method according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of a hierarchical netlist file in an embodiment of the invention;
FIG. 4 is a diagram of a logic netlist file display operation object and corresponding connection relation in an embodiment of the present invention;
FIG. 5 is a flowchart illustrating an object allocation method according to an embodiment of the present invention;
FIG. 6 is a pre-distribution schematic of a hierarchical netlist file in another embodiment of the invention;
FIG. 7 is a schematic illustration of the distribution of a hierarchical netlist file in another embodiment of the invention;
FIG. 8 is a post-assignment schematic diagram of a hierarchical netlist file in another embodiment of the invention;
FIG. 9 is a post-assignment schematic diagram of a hierarchical netlist file in another embodiment of the invention;
FIG. 10 is a block diagram of an object allocation apparatus according to an embodiment of the present invention;
fig. 11 is an internal structural view of a computer device in an embodiment of the present invention.
Detailed Description
The embodiments of the present application will be described in detail below with reference to the accompanying drawings.
The following description of the embodiments of the present application is provided by way of specific examples, and other advantages and effects of the present application will be readily apparent to those skilled in the art from the disclosure herein. It is to be understood that the embodiments described are only a few embodiments of the present application and not all embodiments. The present application is capable of other and different embodiments and its several details are capable of modifications and/or changes in various respects, all without departing from the spirit of the present application. It is to be noted that the features in the following embodiments and examples may be combined with each other without conflict. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
It is noted that various aspects of the embodiments are described below within the scope of the appended claims. It should be apparent that the aspects described herein may be embodied in a wide variety of forms and that any specific structure and/or function described herein is merely illustrative. Based on the present application, one skilled in the art should appreciate that one aspect described herein may be implemented independently of any other aspects and that two or more of these aspects may be combined in various ways. For example, an apparatus may be implemented and/or a method practiced using any number and aspects set forth herein. Additionally, such an apparatus may be implemented and/or such a method may be practiced using other structure and/or functionality in addition to one or more of the aspects set forth herein.
It should be noted that the drawings provided in the following embodiments are only for illustrating the basic idea of the present application, and the drawings only show the components related to the present application rather than the number, shape and size of the components in actual implementation, and the type, amount and ratio of the components in actual implementation may be changed arbitrarily, and the layout of the components may be more complicated.
In addition, in the following description, specific details are provided to facilitate a thorough understanding of the examples. However, it will be understood by those skilled in the art that aspects may be practiced without these specific details.
The object allocation method provided by the application can be applied to the application environment shown in fig. 1. Wherein the terminal 102 communicates with the server 104 via a network. The server 104 analyzes the hierarchical netlist file of the multi-hierarchical organization structure and the logic netlist file of each programmable logic device in the networking; the server 104 acquires the object information of the operation object designated for distribution, the current device information and the designated device information from the terminal 102; the server 104 extracts an operation object and a corresponding connection relation from the logic netlist file according to the current device information; the server 104 moves the object information of the operation object to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file according to the connection relation; the server 104 constructs a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the information of the specified device and the connection relation; the server 104 distributes the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relationship in the hierarchical netlist file through the connection channel. The terminal 102 may be, but not limited to, various personal computers, notebook computers, smart phones, tablet computers, and portable smart devices, and the server 104 may be implemented by an independent server or a server cluster formed by a plurality of servers.
As shown in fig. 2, an embodiment of the present application provides an object assignment method in a multi-level netlist, which includes the following steps:
In the hierarchical netlist file in fig. 3, Top of the whole hierarchical netlist file is Top, FPGAs 1, 2, 3 and 4 are logic netlist files of each programmable logic device in the hierarchical netlist file, and netlist1, netlist5, netlist7 and netlist8 are sub netlists where the operation object in the logic netlist file may be located.
The hierarchical netlist file corresponds to at least one programmable logic verification array, each hierarchical netlist file being associated with a plurality of programmable logic devices, such that each hierarchical netlist file contains a plurality of logic netlist files.
A logic netlist file corresponds to a programmable logic device, which may be FPGA, APU, etc., and in the following embodiments, FPGA is used for the programmable logic device for ease of understanding. Each FPGA can execute and validate the logic of multiple operands, and each FPGA can implement at least one program function. The logic netlist file includes information of a plurality of operation objects (instances), and includes information of various operation objects, ports and connections connected to the operation objects. The different logic netlist files on the same layer are in parallel relation. Each logic netlist file may contain a plurality of sub-netlists.
Each sub-netlist may correspond to at least one operational object, and execution of the at least one operational object may be controlled according to the sub-netlist. The server parses the hierarchical netlist file of the multi-level organization structure and the logic netlist file of each programmable logic device in the network. The child netlist can also nest the child netlist.
The current device information refers to position information related to the programmable logic device where the operation object is currently located, and the current device information includes a position of the programmable logic device in the logic verification array, and the like.
The designated device information refers to position information related to the programmable logic device which is finally designated and distributed by the operation object, the designated device information includes a final designated position of the programmable logic device in the logic verification array, and the like.
The operand may be an instance of a user-specified copy or migration, and may be, for example, a clock module, a reset module, or the like. The object information is information such as the position of the operation object in the logic netlist file. The server acquires object information, current device information, and designated device information of the operation object designated for assignment. The server acquires relevant information of an instance (instance _ o) to be subjected to allocation operation, wherein the relevant information comprises a source FPGA, a target FPGA, a hierarchy where an operation object is located, a netlist where the operation object belongs and a name of the instance.
And step 203, extracting an operation object and a corresponding connection relation from the logic netlist file according to the current device information.
And the server extracts the operation object and the corresponding connection relation from the logic netlist file according to the current device information. As shown in FIG. 4, the current operand is instance _ c, which is contained in a netlist named netlist _ owner, and the other instances in the netlist _ owner are collectively referred to as instance _ brother with respect to instance _ c. Netlist _ owner is in turn an instance instantiated in Netlist _ upper, the other instances in Netlist _ upper being called instance _ instance. C is the currently operating instance, and A and B are sibling instances, A, B, C instances of C, both contained in netlist _ owner, which in turn is contained in netlist _ upper, where there are other tertiary instances in addition to the instance where netlist _ owner is instantiated. G. These two examples are referred to as tertiary examples of C. On the whole, the connection relationship exists between the child netlist and the parent netlist, namely the internal connection of the netlist and the connection between the child netlist and the parent netlist. Looking at the example of C, its external connections can be divided into two categories: one is a link directly connected to a sibling instance, such as a link between ACs, which is an inter-related link; one is a connection that directly penetrates the netlsit to connect with other tertiary instances in the parent netlist, such as the connection between CFs, which is an external association connection. The cross netlist refers to different netlist levels to which connection objects at two ends of a connecting line belong, and the cross netlist can only span between netlists of two adjacent levels, that is, the cross-list cannot span between netlists separated by two or more layers. An external association link is a link across the netlist that is a link through the web wall.
In one embodiment, the server searches downwards from the top layer in the netlist (hierarchical netlist file) of the source FPGA according to the position information of the operation object instance, if the operation object is searched, the next step is carried out, otherwise, an error is reported, no operation object instance is prompted, and the program is ended.
And step 204, moving the object information of the operation object into a logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the hierarchical netlist file.
And the server moves the object information of the operation object into a logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the hierarchy netlist file. Taking C in fig. 4 as an example, moving C layer by layer from the netlist to which it directly belongs to its top-layer netlist _ upper, in this embodiment, there are only two layers, so that C is directly moved to the upper layer, when there are multiple layers, C needs to be moved layer by layer until C is moved to the top layer of the netlist, and external associated wires and ports of C are directly deleted in netlist _ owner (child netlist file of logic netlist file), the associated information of C is cut into netlist _ upper (parent netlist file of logic netlist file), wires and ports related to the external associated wires of C are deleted in netlist _ upper, such as wires and ports of G/F and C in fig. 4, and after deletion, the connection relationship between GC and GF is established in netlist _ upper again according to the original connection relationship; and for the internal association connection, transmitting signals in a netlist wall tunnel form, transmitting signals from the netlist _ owner to the netlist _ upper through a newly-built port in a shell of the netlist _ owner, and establishing a connection with a C instance with a new position according to the original connection relation, such as a new connection relation of AC and BC in the example. The wall tunnel is a newly added port on the shell of the current netlist, so that connection can be performed inside and outside the netlist, namely, a communication relation is established.
And step 205, constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relation.
And the server constructs a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the information of the specified device and the connection relation.
And step 206, distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
And the server distributes the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
The object allocation method directly copies and migrates the scheme and program of the designated module at the netlist level, does not need to re-synthesize, divide and network wiring, and can complete the copying and migrating needs of the user in the memory within a few seconds.
As shown in fig. 5, in one embodiment, moving the object information of the operation object into the logic netlist file according to the connection relationship includes the following steps:
The server judges the connection relation between the operation object and each module of the same layer and the adjacent layer of the operation object in the hierarchical netlist file, for example, judges whether the connection type is internal association connection or external association connection.
The server extracts the connection type of the operation object in the logic netlist file and judges the connection type as an external associated connection and a corresponding port as first information to be reconstructed; and extracting the connection type of the operation object in the logic netlist file, and judging the connection type as an internal association connection and a corresponding port to be used as second information to be reconstructed.
And the server extracts the associated connecting line and the corresponding port corresponding to the operation object in the logic netlist file according to the connecting line type, and the object information is used as the information to be reconstructed. The information to be reconstructed not only includes the relevant information of the operation object, but also includes information of a port to be deleted, a connection line to be connected and the like.
And the server deletes the first information to be reconstructed from the same-layer logic netlist file, moves the first information to be reconstructed to the upper-layer logic netlist file to which the operation object belongs, and reconstructs the connection relation between the operation object and each upper-layer programmable logic device in the upper-layer logic netlist file according to the first information to be reconstructed. And the server deletes the information to be reconstructed from the same-layer logic netlist file, and reconstructs the connection relation between the operation object and each programmable logic device in the previous-layer logic netlist file according to the information to be reconstructed in the previous-layer logic netlist file to which the operation object belongs.
And the server deletes the second information to be reconstructed from the same-layer logic netlist file, moves the second information to be reconstructed to the upper-layer logic netlist file to which the operation object belongs, and creates a connecting wall tunnel between the operation object and each upper-layer programmable logic device in the upper-layer logic netlist file according to the second information to be reconstructed.
And step 504, repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file.
And the server repeats the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file.
In one embodiment, the method for constructing a connection channel between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relations comprises the following steps: when the operation objects need to be distributed to a plurality of programmable logic devices, copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices; determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
For example, operand C in fig. 6 is assigned to a plurality of programmable logic devices. S1 and S2 are external input signals, such as an external clock. The server obtains relevant information of an operation object C (instance _ o) to be copied by a user, wherein the relevant information comprises a current FPGA (source FPGA for short) where the operation object is located, a hierarchy where the operation object is located, a netlist where the operation object belongs and a name of an instance.
The server filters the operation object to copy the target FPGA set (i.e. filters the object instance _ o to copy to the target FPGA chip). The server screening method comprises the following steps: and judging the destination of the output signals (cross-board interconnection signals) of the operation object instance _ o _ top floated to the top layer of the source FPGA (the source FPGA at the moment is a top-layer FPGA chip) to other FPGAs, and adding each instance _ o _ top output terminal FPGA into a copy target FPGA set. And after the server moves the object information of the operation object to the logic netlist file corresponding to the highest-level programmable logic device in the hierarchical netlist file, modifying the name of the operation object moved to the top layer from instance _ o to instance _ o _ top. And the server copies a corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices, and at this time, the copy instance in the target programmable logic device is named as instance _ o _ copy.
The method comprises the steps that a server scans all input signals of instance _ o _ top in a top layer of a source FPGA, if the signals are cross-board signals directly from other FPGAs, a tunnel is newly built on a top layer netlist wall of each target FPGA, and according to the connection relation between the instance _ o _ top in the top layer of the source FPGA and other FPGA boards, other FPGAs are guided to directly transmit the input signals into corresponding input ports of instance _ o _ copy in the top layer of the target FPGA through the top layer netlist wall tunnel of the target FPGA; if the signal comes from other sibling instances in the top netlist of the source FPGA, a tunnel is newly built on the target FPGA and the top netlist wall of the source FPGA, and according to the connection relation between the instance _ o _ top in the top layer of the source FPGA and other sibling instances, the new tunnel and a cross-board connecting line are transmitted to a corresponding input port of the instance _ o _ copy of the target FPGA, so that the schematic diagram in the distribution of the graph in FIG. 7 is obtained.
Restoring instance _ o _ top floating to the top layer of the source FPGA (the source FPGA at this time is a top-layer FPGA chip) to the original level C in FIG. 6, and obtaining the schematic diagram after distribution as shown in FIG. 8. In one embodiment, the operation of the server moving the operation object floated to the top-level FPGA into the original FPGA may be an operation in the opposite direction to the floating. Taking fig. 4 as an example, a specified operand instance, such as G, in netlist _ upper is "sunk" into a netlist at a certain level of depth, such as netlist _ owner. G external association connection lines, such as GC, are deleted, G is cut into Netlist _ owner, and the connection relation between G and C is reestablished in Netlist _ owner; for the internal association connection of G, such as GH, the signal of H to G is transmitted into netlist _ owner in the form of wall tunnel, and the correct connection relationship is established with G at the new location.
According to the object allocation method, connecting lines among different programmable logic devices are called interconnecting lines, and the interconnecting lines are connecting lines among sibling instance instances in top bottom top bottom top bottom top bottom top bottom top bottom top bottom. If the signal is a cross-board signal directly from other FPGAs, a tunnel is newly built on the top layer netlist wall of each target FPGA, according to the connection relation between instance _ o _ top in the top layer of the source FPGA and other FPGA boards, other FPGAs are guided to directly transmit the input signal to the corresponding input port of instance _ o _ copy in the top layer of the target FPGA through the top layer netlist wall tunnel of the target FPGA, the source FPGA does not need to adopt a source FPGA to transfer the signal, the source FPGA only has the effect of route transfer on the transmitted signal, and the server directly outputs the signal input from the outside to the target FPGA. For example, a signal directly received from the outside by C in fig. 7 (e.g., a signal transmitted to C from S2) may be directly transmitted to FPGAs 2 and 4 without passing through a and E, which not only avoids that a board-crossing signal needs to pass through the actual physical distance of the source FPGA, increases time delay, but also is beneficial to reducing the number of IO used by the FPGA and improving timing performance.
In one embodiment, constructing a connection channel between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relations comprises: when the operation object needs to be migrated from one programmable logic device to another programmable logic device, determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
For example, operand C in fig. 6 is assigned to another programmable logic device. The server obtains relevant information of an operation object C (instance _ o) to be migrated by the user, wherein the relevant information comprises a current FPGA (source FPGA for short) where the operation object is located, a hierarchy where the operation object is located, a netlist to which the operation object belongs and a name of an instance.
And after the server moves the object information of the operation object to the logic netlist file corresponding to the highest-level programmable logic device in the hierarchical netlist file, modifying the name of the operation object from instance _ o to instance _ o _ top. Instance _ o _ top is clipped into the top-level netlist of the target FPGA, and the moved instance is called instance _ o _ move.
Scanning all input signals of instance _ o _ top in the top layer of the source FPGA, if the signals are directly from cross-board signals of other FPGAs, building a tunnel on the top layer netlist wall of the target FPGA, and according to the connection relation between the instance _ o _ top in the top layer of the source FPGA and the other FPGA boards, building a cross-board signal to directly transmit the signals directly from the other FPGAs to corresponding input ports of instance _ o _ move in the top layer of the target FPGA through the tunnel; and if the signal comes from other brother examples in the top layer netlist of the source FPGA, establishing a tunnel on the target FPGA and the top layer netlist wall of the source FPGA, and transmitting the newly established cross-board signal to a corresponding input port of instance _ o _ move on the top layer of the target FPGA through the two tunnels according to the connection relation between instance _ o _ top in the top layer of the source FPGA and other brother examples. And finally, deleting the residual invalid ports and connecting lines in the top netlist of the source FPGA to obtain the diagram after distribution in the diagram of FIG. 9.
In one embodiment, assigning object information to a logic netlist file of a specified programmable logic device according to hierarchical relationships in a hierarchical netlist file through connection channels comprises: deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
As shown in fig. 10, the present invention further provides an object allocation apparatus, which includes a file parsing module 801, a specific information obtaining module 802, a connection relation extracting module 803, an object floating module 804, a channel constructing module 805, and an object sinking module 806.
And the file analysis module 801 is configured to analyze the hierarchical netlist file of the multi-level organization structure and the logic netlist file of each programmable logic device in the networking.
A designated information obtaining module 802, configured to obtain object information of the operation object designated for allocation, current device information, and designated device information.
And the connection relation extracting module 803 is configured to extract the operation object and the corresponding connection relation from the logic netlist file according to the current device information.
And the object floating module 804 is configured to move the object information of the operation object into a logic netlist file according to the connection relationship, where the logic netlist file corresponds to the highest-level programmable logic device in the hierarchical netlist file.
And a channel building module 805, configured to build a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relation.
And an object sinking module 806, configured to assign the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relationship in the hierarchical netlist file through the connection channel.
In one embodiment, the object floatation module 804 includes:
and the type judgment unit is used for judging the connection relation between the operation object and each module of the same layer and the adjacent layer of the operation object in the hierarchical netlist file.
And the information extraction unit is used for extracting the associated connecting line and the corresponding port corresponding to the operation object in the logic netlist file according to the connecting line type, and the object information is used as the information to be reconstructed.
And the construction unit is used for deleting the information to be reconstructed from the same-layer logic netlist file, and reconstructing the connection relation between the operation object and each upper-layer programmable logic device in the upper-layer logic netlist file according to the information to be reconstructed in the upper-layer logic netlist file to which the operation object belongs.
And the circulating unit is used for repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file.
In one embodiment, the channel building block comprises:
and the copying unit is used for copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices when the operation objects are required to be distributed to the plurality of programmable logic devices.
And the relation determination unit is used for determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation.
And the channel construction unit is used for constructing a connection channel between the operation object and a sibling instance in the specified programmable logic device, and the sibling instance uses an output signal generated by the operation object.
In one embodiment, the channel building block comprises:
and the relation determining unit is used for determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation when the operation object needs to be migrated from one programmable logic device to another programmable logic device.
And the channel construction unit is used for constructing a connection channel between the operation object and a sibling instance in the specified programmable logic device, and the sibling instance uses an output signal generated by the operation object.
In one embodiment, the object sinking module comprises:
the deleting unit is used for deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file;
and the distribution unit is used for distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
For the specific definition of the object allocation device, reference may be made to the above definition of the object allocation method, which is not described herein again. The various modules in the object distribution apparatus described above may be implemented in whole or in part by software, hardware, and combinations thereof. The modules can be embedded in a hardware form or independent from a processor in the computer device, and can also be stored in a memory in the computer device in a software form, so that the processor can call and execute operations corresponding to the modules.
In one embodiment, a computer device is provided, which may be a server, and its internal structure diagram may be as shown in fig. 11. The computer device includes a processor, a memory, a network interface, and a database connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system, a computer program, and a database. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The database of the computer device is for storing object allocation data. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program is executed by a processor to implement an object allocation method.
Those skilled in the art will appreciate that the architecture shown in fig. 11 is merely a block diagram of some of the structures associated with the disclosed aspects and is not intended to limit the computing devices to which the disclosed aspects apply, as particular computing devices may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
In one embodiment, there is provided a computer device comprising a memory storing a computer program and a processor implementing the following steps when the processor executes the computer program: analyzing a hierarchical netlist file of the multi-hierarchical organization structure and a logic netlist file of each programmable logic device in the networking; acquiring object information, current device information and appointed device information of an appointed and distributed operation object; extracting an operation object and a corresponding connection relation from the logic netlist file according to the current device information; moving the object information of the operation object into a logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the level netlist file; constructing a connecting channel between an operation object and the specified programmable logic device in the hierarchical netlist file based on the information of the specified device and the connecting relation; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
In one embodiment, the moving the object information of the operation object to the logic netlist file corresponding to the highest-level programmable logic device in the hierarchical netlist file according to the connection relation when the processor executes the computer program includes: judging the connection relation between the operation object and each module on the same layer and the adjacent layer of the operation object in the hierarchical netlist file; extracting associated connecting lines and corresponding ports corresponding to the operation objects in the logic netlist file according to the connecting line types, and taking object information as information to be reconstructed; deleting information to be reconstructed from the same-layer logic netlist file, and reconstructing a connection relation between the operation object and each previous-layer programmable logic device in the previous-layer logic netlist file to which the operation object belongs according to the information to be reconstructed; and repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchical netlist file.
In one embodiment, the constructing a connection path between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relationships, implemented by a processor executing a computer program, includes: when the operation objects need to be distributed to a plurality of programmable logic devices, copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices; determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, the constructing a connection path between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relationships, implemented by a processor executing a computer program, includes: when the operation object needs to be migrated from one programmable logic device to another programmable logic device, determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, the assigning of object information to a logic netlist file for a specified programmable logic device via connection channels according to hierarchical relationships in the hierarchical netlist file as implemented by a processor executing a computer program comprises: deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
In one embodiment, a computer-readable storage medium is provided, having a computer program stored thereon, which when executed by a processor, performs the steps of: analyzing a hierarchical netlist file of the multi-hierarchical organization structure and a logic netlist file of each programmable logic device in the networking; acquiring object information, current device information and appointed device information of an appointed and distributed operation object; extracting an operation object and a corresponding connection relation from the logic netlist file according to the current device information, and moving the object information of the operation object into the logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the hierarchy netlist file; constructing a connecting channel between an operation object and the specified programmable logic device in the hierarchical netlist file based on the information of the specified device and the connecting relation; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
In one embodiment, the moving the object information of the operation object to the logic netlist file corresponding to the highest-level programmable logic device in the hierarchical netlist file according to the connection relation when the computer program is executed by the processor includes: judging the connection relation between the operation object and each module on the same layer and the adjacent layer of the operation object in the hierarchical netlist file; extracting associated connecting lines and corresponding ports corresponding to the operation objects in the logic netlist file according to the connecting line types, and taking object information as information to be reconstructed; deleting information to be reconstructed from the same-layer logic netlist file, and reconstructing a connection relation between the operation object and each previous-layer programmable logic device in the previous-layer logic netlist file to which the operation object belongs according to the information to be reconstructed; and repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchical netlist file.
In one embodiment, a computer program implemented by a processor for constructing a connection path between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relationships includes: when the operation objects need to be distributed to a plurality of programmable logic devices, copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices; determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, a computer program implemented by a processor for constructing a connection path between an operation object and a specified programmable logic device in a hierarchical netlist file based on specified device information and connection relationships includes: when the operation object needs to be migrated from one programmable logic device to another programmable logic device, determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation; and constructing a connection channel between the operation object and a sibling instance in a designated programmable logic device, wherein the sibling instance uses an output signal generated by the operation object.
In one embodiment, a logic netlist file for assigning object information to a specified programmable logic device according to hierarchical relationships in a hierarchical netlist file via a connection channel, the computer program implemented when executed by a processor, comprising: deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file; and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
The above description is only for the specific embodiments of the present application, but the scope of the present application is not limited thereto, and any changes or substitutions that can be easily conceived by those skilled in the art within the technical scope of the present application should be covered within the scope of the present application. Therefore, the protection scope of the present application shall be subject to the protection scope of the claims.
Claims (8)
1. A method for assigning objects in a multi-level netlist, comprising:
analyzing a hierarchical netlist file of the multi-hierarchical organization structure and a logic netlist file of each programmable logic device in the networking;
acquiring object information, current device information and appointed device information of an appointed and distributed operation object;
extracting the operation object and the corresponding connection relation from the logic netlist file according to the current device information;
moving the object information of the operation object into the logic netlist file according to the connection relation, wherein the logic netlist file corresponds to the highest-level programmable logic device in the hierarchy netlist file;
constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relation;
and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
2. The object assignment method of claim 1, wherein the moving the object information of the operation object into the logic netlist file according to the connection relationship comprises:
judging the connection relation between the operation object and each module of the same layer and the adjacent layer of the operation object in the hierarchical netlist file;
extracting the associated connecting line and the corresponding port corresponding to the operation object in the logic netlist file according to the connecting line type, and taking the object information as information to be reconstructed;
deleting the information to be reconstructed from the logic netlist file on the same layer, and reconstructing the connection relation between the operation object and each upper layer of programmable logic device in the upper layer of logic netlist file according to the information to be reconstructed in the upper layer of logic netlist file to which the operation object belongs;
and repeating the steps until the information to be reconstructed is moved to the logic netlist file corresponding to the programmable logic device at the highest level in the hierarchy netlist file.
3. The object assignment method of claim 1, wherein the constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship comprises:
when the operation objects need to be distributed to a plurality of programmable logic devices, copying the corresponding number of the operation objects to be distributed and the object information according to the distribution number of the programmable logic devices;
determining an output signal between the operation object and a highest-level programmable logic device in the hierarchical netlist file based on the connection relation;
and constructing a connection channel between the operation object and a sibling instance in a specified programmable logic device, wherein the sibling instance uses an output signal generated by the operation object, and the sibling instance refers to an instance in the same level netlist as the operation object.
4. The object assignment method of claim 1, wherein the constructing a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship comprises:
when the operation object needs to be migrated from one programmable logic device to another programmable logic device, determining an output signal between the operation object and the highest-level programmable logic device in the hierarchical netlist file based on the connection relation;
and constructing a connection channel between the operation object and a sibling instance in a specified programmable logic device, wherein the sibling instance uses an output signal generated by the operation object, and the sibling instance refers to an instance in the same level netlist as the operation object.
5. The object assignment method of claim 1, wherein assigning the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relationship in the hierarchical netlist file through the connection channel comprises:
deleting the operation object and the corresponding connection relation on the programmable logic device at the highest level in the hierarchical netlist file;
and distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file according to the connection relation and the connection channel.
6. An object distribution apparatus, characterized in that the apparatus comprises:
the file analysis module is used for analyzing the hierarchical netlist file of the multi-level organization structure and the logic netlist file of each programmable logic device in the networking;
the specified information acquisition module is used for acquiring the object information, the current device information and the specified device information of the operation object which is specified and distributed;
the connection relation extraction module is used for extracting the operation object and the corresponding connection relation from the logic netlist file according to the current device information;
an object floating module, configured to move the object information of the operation object to the logic netlist file according to the connection relationship, where the logic netlist file corresponds to a highest-level programmable logic device in the hierarchical netlist file;
a channel construction module, configured to construct a connection channel between the operation object and the specified programmable logic device in the hierarchical netlist file based on the specified device information and the connection relationship;
and the object sinking module is used for distributing the object information to the logic netlist file of the specified programmable logic device according to the hierarchical relation in the hierarchical netlist file through the connecting channel.
7. A computer device comprising a memory and a processor, the memory storing a computer program, wherein the processor implements the steps of the method of any one of claims 1 to 5 when executing the computer program.
8. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method of any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110628365.9A CN113255262B (en) | 2021-06-07 | 2021-06-07 | Object allocation method and device, computer equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110628365.9A CN113255262B (en) | 2021-06-07 | 2021-06-07 | Object allocation method and device, computer equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113255262A CN113255262A (en) | 2021-08-13 |
| CN113255262B true CN113255262B (en) | 2021-09-28 |
Family
ID=77186550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110628365.9A Active CN113255262B (en) | 2021-06-07 | 2021-06-07 | Object allocation method and device, computer equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113255262B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117807948A (en) * | 2023-12-26 | 2024-04-02 | 苏州异格技术有限公司 | Method and device for generating top-level netlist file, computer equipment and storage medium |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103392207A (en) * | 2011-10-05 | 2013-11-13 | Lsi公司 | Self-journaling and hierarchical consistency for non-volatile storage |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5495419A (en) * | 1994-04-19 | 1996-02-27 | Lsi Logic Corporation | Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing |
| US10803216B1 (en) * | 2019-02-11 | 2020-10-13 | Xilinx, Inc. | Combinational logic circuit optimization |
| CN110046394B (en) * | 2019-03-20 | 2019-12-27 | 广东高云半导体科技股份有限公司 | Integrated circuit network table generating method and device, computer equipment and storage medium |
| CN110489812B (en) * | 2019-07-25 | 2020-08-25 | 广东高云半导体科技股份有限公司 | Multilayer-level netlist processing method and device, computer device and storage medium |
| CN111143274B (en) * | 2019-11-13 | 2022-07-12 | 广东高云半导体科技股份有限公司 | Hierarchical structure optimization method, device and system with logic comprehensive result as guide |
-
2021
- 2021-06-07 CN CN202110628365.9A patent/CN113255262B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103392207A (en) * | 2011-10-05 | 2013-11-13 | Lsi公司 | Self-journaling and hierarchical consistency for non-volatile storage |
Non-Patent Citations (1)
| Title |
|---|
| 数字系统实时验证技术研究;谭安菊;《中国优秀硕士学位论文全文数据库电子期刊 信息科技辑》;20050815;第2005年卷(第8期);第I135-88页 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113255262A (en) | 2021-08-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Li et al. | Routability-driven placement and white space allocation | |
| CN113255264B (en) | Incremental segmentation processing method and device, computer equipment and storage medium | |
| CN110046394B (en) | Integrated circuit network table generating method and device, computer equipment and storage medium | |
| JP2001505716A (en) | Net routing method for electronic devices | |
| Otero et al. | Dreams: A tool for the design of dynamically reconfigurable embedded and modular systems | |
| US8832618B1 (en) | Method and apparatus for automatic hierarchical design partitioning | |
| CN112183002A (en) | Software segmentation method based on FPGA logic | |
| CN113255262B (en) | Object allocation method and device, computer equipment and storage medium | |
| CN113255263B (en) | Particle band dividing method, device, computer equipment and storage medium | |
| US9946551B2 (en) | System and method that generate reconfiguration information | |
| US7376921B2 (en) | Methods for tiling integrated circuit designs | |
| CN110263371B (en) | IMA dynamic reconstruction process configuration path generation method based on AADL | |
| CN114330173B (en) | Boundary node connection relation obtaining method, device, equipment and storage medium | |
| CN113255265B (en) | Segmentation and verification method, device, electronic equipment and storage medium | |
| Takahashi et al. | Min-cut placement with global objective functions for large scale sea-of-gates arrays | |
| Hsiung et al. | MOBnet: An extended Petri net model for the concurrent object-oriented system-level synthesis of multiprocessor systems | |
| CN116457789A (en) | Model-based design and partitioning for heterogeneous integrated circuits | |
| US6658636B2 (en) | Cross function block partitioning and placement of a circuit design onto reconfigurable logic devices | |
| CN113312865B (en) | Method and device for screening divided clocks, computer equipment and storage medium | |
| Cherry | CAD Programming in an Object Oriented Programming Environment | |
| US11656849B2 (en) | Dedicated hardware system for solving partial differential equations | |
| CN113515915B (en) | Method, device, equipment and storage medium for inserting filling unit | |
| Ramamoorthy et al. | A design methodology for user oriented computer systems | |
| Tien et al. | GALA-an automatic layout system for high density CMOS gate arrays | |
| Lindahl et al. | Metacomputing–What’s in it for me? |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP01 | Change in the name or title of a patent holder | ||
| CP01 | Change in the name or title of a patent holder |
Address after: Room 27, 6th floor, No. 29 and 30, Lane 1775, Qiushan Road, Lingang New District, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai, 201306 Patentee after: Shanghai Sierxin Technology Co.,Ltd. Address before: Room 27, 6th floor, No. 29 and 30, Lane 1775, Qiushan Road, Lingang New District, China (Shanghai) pilot Free Trade Zone, Pudong New Area, Shanghai, 201306 Patentee before: Shanghai Guowei silcore Technology Co.,Ltd. |