CN113013118A - 应用磁性盖封装的封装级芯片、芯片模组及电子产品 - Google Patents

应用磁性盖封装的封装级芯片、芯片模组及电子产品 Download PDF

Info

Publication number
CN113013118A
CN113013118A CN202110193674.8A CN202110193674A CN113013118A CN 113013118 A CN113013118 A CN 113013118A CN 202110193674 A CN202110193674 A CN 202110193674A CN 113013118 A CN113013118 A CN 113013118A
Authority
CN
China
Prior art keywords
magnetic
magnetic cover
package
chip
level chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110193674.8A
Other languages
English (en)
Other versions
CN113013118B (zh
Inventor
白彦文
刘宪明
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yingren Technology Shanghai Co ltd
Original Assignee
Yingren Technology Shanghai Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yingren Technology Shanghai Co ltd filed Critical Yingren Technology Shanghai Co ltd
Priority to CN202110193674.8A priority Critical patent/CN113013118B/zh
Priority to US17/330,651 priority patent/US11769708B2/en
Publication of CN113013118A publication Critical patent/CN113013118A/zh
Application granted granted Critical
Publication of CN113013118B publication Critical patent/CN113013118B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • H01L23/3128Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation the substrate having spherical bumps for external connection
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3675Cooling facilitated by shape of device characterised by the shape of the housing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/40Mountings or securing means for detachable cooling or heating arrangements ; fixed by friction, plugs or springs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/02Containers; Seals
    • H01L23/06Containers; Seals characterised by the material of the container or its electrical properties
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05KPRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00Printed circuits
    • H05K1/18Printed circuits structurally associated with non-printed electric components
    • H05K1/181Printed circuits structurally associated with non-printed electric components associated with surface mounted components
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/42Fillings or auxiliary members in containers or encapsulations selected or arranged to facilitate heating or cooling
    • H01L23/433Auxiliary members in containers characterised by their shape, e.g. pistons
    • H01L23/4334Auxiliary members in encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49811Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
    • H01L23/49816Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49827Via connections through the substrates, e.g. pins going through the substrate, coaxial cables
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)

Abstract

本申请提供了一种应用磁性盖封装的封装级芯片、芯片模组及电子产品。其中,应用磁性盖封装的封装级芯片(1)包括晶粒(2)、封装材料(3)、基板(4)、磁性盖(8)。所述封装材料(3)封装于所述晶粒(2)的外部,所述晶粒(2)设置于所述基板(4)之上,所述磁性盖(8)封装于所述封装材料(3)的顶部,所述磁性盖(8)具有磁性。

Description

应用磁性盖封装的封装级芯片、芯片模组及电子产品
技术领域
本申请涉及半导体制造领域,尤其涉及一种应用磁性盖封装的封装级芯片、芯片模组及电子产品。
背景技术
随着PCIe Gen3/Gen4/Gen5(第三代/第四代/第五代高速串行计算机扩展总线接口标准)的产品更迭,还有UFS(通用闪存存储)或者其他高速紧凑型产品的出现,数据的传输速度越来越快,数据的存储容量越来越大,芯片的散热设计的挑战也随之加大。现有产品(例如M.2固态硬盘模组)的主要散热方式包括:设置金属盖、设置四周溅射散热涂层、裸片封装、露芯片封装、外加金属散热器和导热硅胶片、外贴铜箔、外贴石墨烯片等。
业界较为常用的是外加金属散热器和导热硅胶片的散热方式。如图1、2所示,现有技术中,封装级芯片1包括晶粒2、封装材料3、基板4。封装级芯片1设置在印制电路板5(PCB)上,与散热片6(例如导热硅胶片)、散热器7(例如金属散热器)配合,形成芯片模组。芯片模组中热量的传导路径包括由封装级芯片1、散热片6、散热器7传导到外界。可以理解,晶粒2上面和封装材料3外部的箭头表示向上的热传导、热对流方向。
上述芯片模组的散热设计的优点是散热效果明显,安装简易。缺点是导热硅胶片和金属散热器的存在使得芯片模组整体的高度明显增大,应用范围受限。导热硅胶片易老化失效,会使得散热效果下降。封装级芯片1的顶部(封装材料3的顶部)与散热器7之间容易存在穴居的空气泡,空气导热系数较低,会影响封装级芯片1中的热源(例如晶粒2)到散热器7之间的热阻,影响散热效率。
发明内容
本申请提供了一种应用磁性盖封装的封装级芯片、芯片模组及电子产品。
本申请提出的应用磁性盖封装的封装级芯片包括:
晶粒;
封装材料,所述封装材料封装于所述晶粒的外部;
基板,所述晶粒设置于所述基板之上;以及
磁性盖,所述磁性盖封装于所述封装材料的顶部,所述磁性盖具有磁性。
在至少一个实施方式中,所述磁性盖中包含磁体,所述磁体使得所述应用磁性盖封装的封装级芯片的顶部具有磁性。
在至少一个实施方式中,所述磁体设置于所述磁性盖的内部,且所述磁体与所述磁性盖的表面有间隔。
在至少一个实施方式中,所述磁体为钕磁铁。
在至少一个实施方式中,所述磁性盖为金属盖。
本申请提出的应用磁性盖封装的芯片模组包括:
应用磁性盖封装的封装级芯片,所述应用磁性盖封装的封装级芯片为前述的应用磁性盖封装的封装级芯片;
印制电路板,所述应用磁性盖封装的封装级芯片设置于所述印制电路板之上;以及
散热器,所述散热器被所述磁性盖吸附于所述磁性盖之上。
在至少一个实施方式中,所述散热器和所述磁性盖之间设置有硅脂。
在至少一个实施方式中,所述散热器包括金属散热器、热管、金属外壳、金属连接器中的至少一种。
在至少一个实施方式中,所述散热器和所述磁性盖的接触面紧贴在一起。
本申请提出的一种电子产品包括前述的应用磁性盖封装的芯片模组。
本申请提出的封装级芯片顶部可以配合安装散热器,通过应用磁性盖封装芯片,使封装级芯片和散热器之间的间隙较小,残留的空气较少,从而减少发热源到散热器之间的热阻,利于散热。同时利用磁性定位散热器,使散热器的定位安装方便,不使用导热硅胶片,可以降低芯片模组的整体高度。
附图说明
图1示出了现有技术中芯片模组的结构示意图。
图2示出了现有技术中封装级芯片的结构示意图。
图3示出了根据本申请实施方式的封装级芯片的结构示意图。
图4示出了根据本申请实施方式的芯片模组的结构示意图。
图5示出了根据本申请实施方式的另一芯片模组的结构示意图。
附图标记说明
1封装级芯片;2晶粒;3封装材料;4基板;5印制电路板;6散热片;7散热器;8磁性盖;9磁体。
具体实施方式
下面参照附图描述本申请的示例性实施方式。应当理解,这些具体的说明仅用于示教本领域技术人员如何实施本申请,而不用于穷举本申请的所有可行的方式,也不用于限制本申请的范围。
本申请提供了应用磁性盖封装的封装级芯片、芯片模组及电子产品。如图3、4所示,封装级芯片1包括晶粒2、封装材料3、基板4和磁性盖8。
封装材料3封装于晶粒2外部,晶粒2设置于基板4之上,磁性盖8封装于封装材料3的顶部。可以理解,相比于其他固定方法,将磁性盖8直接封装于封装材料3的顶部,工艺更加简单,磁性盖8与封装材料3的结合更加可靠。封装级芯片1的具体使用位姿不限制。
磁性盖8中包含磁体9,磁体9在磁性盖8的内部且磁体9距磁性盖8的表面具有一定距离。由例如金属的磁性盖8包裹于磁体9外部,可以抑制磁体9的磁场与封装级芯片1的磁场之间的耦合。具体加工过程可以在磁性盖8上开槽,在槽中设置块状的磁体9,然后封住开槽部位,使磁体9置于磁性盖8内部。如果在金属盖内部添加磁性粉,也可以使金属盖具有磁性,成为磁性盖8。但是磁性粉的分布不易控制,使得磁体9的磁场不容易抑制。磁性粉可能会吸收信号传输过程中的电磁波而引发信号完整性的问题。磁体9可以为钕磁铁,当然本申请对磁体9的具体类别不限制。
磁性盖8可以为金属盖,利用金属较好的导热性可以更好地将热量传导到散热器7(后面介绍)。
如图4、5所示,芯片模组包括封装级芯片1、印制电路板5、散热器7。
封装级芯片1为上述的封装级芯片1,封装级芯片1设置于印制电路板5之上,散热器7吸附于磁性盖8之上。例如可以由4块封装级芯片1设置在印制电路板5上,形成一个芯片模组,实现特定功能。可以理解,芯片模组的具体使用位姿不限制,每个芯片模组需要的封装级芯片1的数量不限制。
散热器7的材料可以具有铁磁性,使得散热器7和磁性盖8能通过磁力和重力贴紧在一起。散热器7和磁性盖8的接触面可能凹凸不平而穴居空气,磁力施加的吸引力,可以在一定程度上减少封装级芯片1和散热器7之间的空气,降低热阻,提高散热效率。也可以在散热器7和磁性盖8之间涂上硅脂,磁力使得硅脂更好地分布于散热器7和磁性盖8的表面的凹凸不平处,得以更好地挤压空气。可以理解,硅脂较薄,对芯片模组的高度影响较小。
另外,封装级芯片1对散热器7施加的磁力可以引导散热器7到安装位置,更利于散热器7定位安装。
散热器7可以为金属散热器、热管、金属外壳、金属连接器中的一种。可以理解,图4中散热器7内部的的箭头表示散热方向,但不限于向右。
本申请提出的电子产品包括上述的芯片模组,芯片模组中的封装级芯片1应用磁性盖8封装。实现不同功能的芯片模组组装在一起,形成终端电子产品。电子产品可以为硬盘、手机、电子计算机等。
本申请可以不使用导热硅胶片等散热涂层,使得芯片模组的高度得到一定程度的降低,同时避免了导热硅胶片等高分子材料失效的问题。
以上所述是本申请的优选实施方式,应当指出,对于本领域技术人员来说,在不脱离本申请原理的前提下,还可以做出若干改进和润饰,这些改进和润饰也应视为本申请的保护范围。

Claims (10)

1.一种应用磁性盖封装的封装级芯片,其特征在于,
所述应用磁性盖封装的封装级芯片(1)包括:
晶粒(2);
封装材料(3),所述封装材料(3)封装于所述晶粒(2)的外部;
基板(4),所述晶粒(2)设置于所述基板(4)之上;以及
磁性盖(8),所述磁性盖(8)封装于所述封装材料(3)的顶部,所述磁性盖(8)具有磁性。
2.根据权利要求1所述的封装级芯片,其特征在于,
所述磁性盖(8)中包含磁体(9),所述磁体(9)使得所述应用磁性盖封装的封装级芯片(1)的顶部具有磁性。
3.根据权利要求2所述的封装级芯片,其特征在于,
所述磁体(9)设置于所述磁性盖(8)的内部,且所述磁体(9)与所述磁性盖(8)的表面有间隔。
4.根据权利要求2所述的封装级芯片,其特征在于,
所述磁体(9)为钕磁铁。
5.根据权利要求1所述的封装级芯片,其特征在于,
所述磁性盖(8)为金属盖。
6.一种应用磁性盖封装的芯片模组,其特征在于,
所述应用磁性盖封装的芯片模组包括:
应用磁性盖封装的封装级芯片(1),所述应用磁性盖封装的封装级芯片(1)为权利要求1至5中任一项所述的应用磁性盖封装的封装级芯片(1);
印制电路板(5),所述应用磁性盖封装的封装级芯片(1)设置于所述印制电路板(5)之上;以及
散热器(7),所述散热器(7)被所述磁性盖(8)吸附于所述磁性盖(8)之上。
7.根据权利要求6所述的芯片模组,其特征在于,
所述散热器(7)和所述磁性盖(8)之间设置有硅脂。
8.根据权利要求6所述的芯片模组,其特征在于,
所述散热器(7)包括金属散热器、热管、金属外壳、金属连接器中的至少一种。
9.根据权利要求6所述的芯片模组,其特征在于,
所述散热器(7)和所述磁性盖(8)的接触面紧贴在一起。
10.一种电子产品,其特征在于,
所述电子产品包括权利要求6至9中任一项所述的应用磁性盖封装的芯片模组。
CN202110193674.8A 2021-02-20 2021-02-20 应用磁性盖封装的封装级芯片、芯片模组及电子产品 Active CN113013118B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202110193674.8A CN113013118B (zh) 2021-02-20 2021-02-20 应用磁性盖封装的封装级芯片、芯片模组及电子产品
US17/330,651 US11769708B2 (en) 2021-02-20 2021-05-26 Packaging-level chip and chip module packaged with magnetic cover, and electronic product

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110193674.8A CN113013118B (zh) 2021-02-20 2021-02-20 应用磁性盖封装的封装级芯片、芯片模组及电子产品

Publications (2)

Publication Number Publication Date
CN113013118A true CN113013118A (zh) 2021-06-22
CN113013118B CN113013118B (zh) 2024-03-08

Family

ID=76404498

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110193674.8A Active CN113013118B (zh) 2021-02-20 2021-02-20 应用磁性盖封装的封装级芯片、芯片模组及电子产品

Country Status (2)

Country Link
US (1) US11769708B2 (zh)
CN (1) CN113013118B (zh)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61272954A (ja) * 1985-05-28 1986-12-03 Fujitsu Ltd 磁性流体を用いた冷却構造
JPH0714952A (ja) * 1993-06-25 1995-01-17 Hitachi Ltd 半導体装置
JP3068613B1 (ja) * 1999-06-28 2000-07-24 北川工業株式会社 電子部品用放熱体
US20010014012A1 (en) * 1999-12-22 2001-08-16 Masaharu Imazato Electronic instrument having a heat sink
US20100091462A1 (en) * 2007-02-15 2010-04-15 Nec Corporation Electronic device-mounted apparatus and noise suppression method for same
US20120086110A1 (en) * 2009-06-17 2012-04-12 Norio Masuda Ic package
US20140020863A1 (en) * 2012-07-23 2014-01-23 King Fahd University Of Petroleum And Minerals Add-on heat sink
JP2014183083A (ja) * 2013-03-18 2014-09-29 Fujitsu Ltd 半導体装置
DE112017005682T5 (de) * 2016-11-11 2019-08-14 Mitsubishi Electric Corporation Halbleitereinheit und verfahren zur herstellung derselben sowie drahtlose datenübertragungsvorrichtung

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4978478B2 (ja) 2008-01-11 2012-07-18 ソニー株式会社 電磁波抑制放熱シート及び電子機器
KR101855294B1 (ko) * 2010-06-10 2018-05-08 삼성전자주식회사 반도체 패키지
US9774087B2 (en) * 2014-05-30 2017-09-26 Apple Inc. Wireless electronic device with magnetic shielding layer
US9761571B2 (en) * 2015-09-17 2017-09-12 Deca Technologies Inc. Thermally enhanced fully molded fan-out module
JP6366627B2 (ja) 2016-03-25 2018-08-01 デクセリアルズ株式会社 電磁波吸収熱伝導シート、電磁波吸収熱伝導シートの製造方法及び半導体装置
US10242954B2 (en) * 2016-12-01 2019-03-26 Tdk Corporation Electronic circuit package having high composite shielding effect
JP6328698B2 (ja) * 2016-07-26 2018-05-23 Tdk株式会社 電子回路パッケージ
US11145568B2 (en) * 2018-12-10 2021-10-12 Intel Corporation Magnetically affixed heat spreader

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61272954A (ja) * 1985-05-28 1986-12-03 Fujitsu Ltd 磁性流体を用いた冷却構造
JPH0714952A (ja) * 1993-06-25 1995-01-17 Hitachi Ltd 半導体装置
JP3068613B1 (ja) * 1999-06-28 2000-07-24 北川工業株式会社 電子部品用放熱体
US20010014012A1 (en) * 1999-12-22 2001-08-16 Masaharu Imazato Electronic instrument having a heat sink
US20100091462A1 (en) * 2007-02-15 2010-04-15 Nec Corporation Electronic device-mounted apparatus and noise suppression method for same
US20120086110A1 (en) * 2009-06-17 2012-04-12 Norio Masuda Ic package
US20140020863A1 (en) * 2012-07-23 2014-01-23 King Fahd University Of Petroleum And Minerals Add-on heat sink
JP2014183083A (ja) * 2013-03-18 2014-09-29 Fujitsu Ltd 半導体装置
DE112017005682T5 (de) * 2016-11-11 2019-08-14 Mitsubishi Electric Corporation Halbleitereinheit und verfahren zur herstellung derselben sowie drahtlose datenübertragungsvorrichtung

Also Published As

Publication number Publication date
US20220270951A1 (en) 2022-08-25
US11769708B2 (en) 2023-09-26
CN113013118B (zh) 2024-03-08

Similar Documents

Publication Publication Date Title
US20140327129A1 (en) Package on package device and method of manufacturing the same
CN104584212B (zh) 包括封装衬底中的管芯的堆叠管芯封装
US9324696B2 (en) Package-on-package devices, methods of fabricating the same, and semiconductor packages
US7433188B2 (en) Electronic package with direct cooling of active electronic components
US5923084A (en) Semiconductor device for heat discharge
CN107134443B (zh) 覆晶薄膜、显示装置和集成电路的封装方法
US20050224957A1 (en) Semiconductor package with heat dissipating structure and method of manufacturing the same
JP6370920B2 (ja) 成形コンパウンドを有する集積回路アセンブリ
KR20150088371A (ko) 패키지 온 패키지 장치 및 이의 제조 방법
CN104966702A (zh) 半导体封装件
WO2018063624A1 (en) A package with thermal coupling
US11259399B2 (en) Socket with thermal conductor
CN112802807A (zh) 一种芯片散热装置及制作方法
US11502020B2 (en) Electronic device having a chip package module
CN107509365B (zh) 一种超薄微波组件及热管散热装置
CN113013118B (zh) 应用磁性盖封装的封装级芯片、芯片模组及电子产品
CN112885794B (zh) 一种pcb、pop封装散热结构及其制造方法
TW202209593A (zh) 具改良熱管理之堆疊式封裝組件
CN211656755U (zh) 非隔离dc-dc微电源模块封装装置
CN211150559U (zh) 多芯片封装模组
US11201100B2 (en) Solid-state storage device
CN114334856A (zh) 半导体装置及其制造方法
CN201207392Y (zh) 电子系统封装结构
CN113675093B (zh) 一种双面塑封的散热结构的封装设计及制备方法
CN220895498U (zh) 高导热系数材料的防漏散热改良结构

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information
CB02 Change of applicant information

Address after: Room 601-606, No. 40, Lane 565, Shengxia Road, Pudong New Area Free Trade Zone, Shanghai, October 2012 (nominal 6th floor, actual 5th floor)

Applicant after: Yingren Technology Co.,Ltd.

Address before: 2 / F, No.1, Lane 500, shengxia Road, Pudong New Area pilot Free Trade Zone, Shanghai 201210

Applicant before: Yingren Technology (Shanghai) Co.,Ltd.

GR01 Patent grant
GR01 Patent grant