CN113010236B - Program execution method, device, equipment and storage medium - Google Patents
Program execution method, device, equipment and storage medium Download PDFInfo
- Publication number
- CN113010236B CN113010236B CN202110218525.2A CN202110218525A CN113010236B CN 113010236 B CN113010236 B CN 113010236B CN 202110218525 A CN202110218525 A CN 202110218525A CN 113010236 B CN113010236 B CN 113010236B
- Authority
- CN
- China
- Prior art keywords
- value
- program
- flash memory
- register
- read
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 49
- 230000006870 function Effects 0.000 claims description 14
- 238000004590 computer program Methods 0.000 claims description 9
- 238000001514 detection method Methods 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 210000001072 colon Anatomy 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/448—Execution paradigms, e.g. implementations of programming paradigms
- G06F9/4482—Procedural
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
Abstract
The invention discloses a program execution method, a device, equipment and a storage medium, wherein the method comprises the following steps: executing a designated program in a flash memory, and if a register of the flash memory needs to be read in the process of executing the designated program, updating a value of a designated signal from a valid value to an invalid value to indicate that the register is read; updating the value of the specified signal from an invalid value to an effective value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read; wherein the default value of the specified signal is a valid value. Therefore, the method and the device can flexibly switch between operations of reading the flash memory and the register through setting the value of the designated signal, namely, the operations of reading the flash memory and the register can be normally realized when the chip is executed.
Description
Technical Field
The present invention relates to the field of software management and control technologies, and in particular, to a program execution method, apparatus, device, and storage medium.
Background
NOR Flash (NOR Flash) is a nonvolatile Flash technology, which can be executed on a chip, so that an application can directly run inside the Flash, i.e., run inside the memory, and on-chip execution (execution in place) means that the application can directly take a value in the Flash and then decode, execute, etc. In general, XIP (execution in place) is used for executing on-chip execution, specifically, if data in a flash memory needs to be read, a read flash command is omitted to increase the reading speed, as shown in fig. 1, but when a register of a flash memory is read, a read register command must be issued, so that the timing shown in fig. 1 cannot be used, and thus, the operation of reading the register cannot be normally performed when executing on-chip execution.
Disclosure of Invention
The invention aims to provide a program execution method, a device, equipment and a storage medium, which can flexibly switch between operations of reading a flash memory and a register through setting values of specified signals, namely can normally realize the operations of reading the flash memory and the register when executing in a chip. .
In order to achieve the above object, the present invention provides the following technical solutions:
a program execution method, comprising:
executing a designated program in a flash memory, and if a register of the flash memory needs to be read in the process of executing the designated program, updating a value of a designated signal from a valid value to an invalid value to indicate that the register is read; updating the value of the specified signal from an invalid value to an effective value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read; wherein the default value of the specified signal is a valid value.
Preferably, the method further comprises:
after the specified program is executed in the flash memory for a preset period of time, the specified program is moved to a memory, and a signal updating function is closed to indicate that the value of the specified signal is kept to be a default value.
Preferably, before moving the specified program to the memory, the method further includes:
judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, executing the step of moving the appointed program into the memory after executing the appointed program in the flash memory for a preset time period, otherwise, determining that the appointed program is not required to be moved into the memory.
Preferably, the determining whether the current execution efficiency requirement of the specified program reaches a preset efficiency value includes:
detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
A program execution device comprising:
an execution module for: executing a specified program in the flash memory;
a first updating module for: in the process of executing the specified program, if a register of the flash memory needs to be read, updating a value of a specified signal from a valid value to an invalid value to indicate that the register is read; wherein the default value of the specified signal is a valid value;
a second updating module for: and updating the value of the specified signal from an invalid value to a valid value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read.
Preferably, the method further comprises:
the function control module is used for: after the specified program is executed in the flash memory for a preset period of time, the specified program is moved to a memory, and a signal updating function is closed to indicate that the value of the specified signal is kept to be a default value.
Preferably, the method further comprises:
the judging module is used for: before the appointed program is moved to the memory, judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, executing the step of moving the appointed program to the memory after executing the appointed program in the flash memory for a preset time period, otherwise, determining that the appointed program is not required to be moved to the memory.
Preferably, the judging module includes:
a detection unit for: detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
A program execution device comprising:
a memory for storing a computer program;
a processor for implementing the steps of the program execution method according to any one of the preceding claims when executing the computer program.
A computer readable storage medium having stored thereon a computer program which when executed by a processor performs the steps of the program execution method of any of the preceding claims.
The invention provides a program execution method, a device, equipment and a storage medium, wherein the method comprises the following steps: executing a designated program in a flash memory, and if a register of the flash memory needs to be read in the process of executing the designated program, updating a value of a designated signal from a valid value to an invalid value to indicate that the register is read; updating the value of the specified signal from an invalid value to an effective value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read; wherein the default value of the specified signal is a valid value. In the process of executing a specified program in a flash memory, defaulting the value of a specified signal to be an effective value so as to sequentially read corresponding data in the flash memory, setting the value of the specified signal to be an ineffective value when a register needs to be read, realizing the reading of the register based on a register reading command, and recovering the value of the specified signal to be the effective value after the register reading is completed; therefore, the method and the device can flexibly switch between operations of reading the flash memory and the register through setting the value of the designated signal, namely, the operations of reading the flash memory and the register can be normally realized when the chip is executed.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings that are required to be used in the embodiments or the description of the prior art will be briefly described below, and it is obvious that the drawings in the following description are only embodiments of the present invention, and that other drawings can be obtained according to the provided drawings without inventive effort for a person skilled in the art.
FIG. 1 is a timing diagram of XIP when reading a flash memory;
FIG. 2 is a flowchart of a program execution method according to an embodiment of the present invention;
FIG. 3 is a read-write timing diagram of an AHB bus in a program execution method according to an embodiment of the present invention;
FIG. 4 is a timing chart of a register reading method in a program execution method according to an embodiment of the present invention;
fig. 5 is a schematic structural diagram of a program execution method according to an embodiment of the present invention.
Detailed Description
The following description of the embodiments of the present invention will be made clearly and completely with reference to the accompanying drawings, in which it is apparent that the embodiments described are only some embodiments of the present invention, but not all embodiments. All other embodiments, which can be made by those skilled in the art based on the embodiments of the invention without making any inventive effort, are intended to be within the scope of the invention.
Referring to fig. 2, a flowchart of a program execution method according to an embodiment of the invention may include:
s11: executing a designated program in the flash memory, and if a register of the flash memory needs to be read in the process of executing the designated program, updating a value of a designated signal from a valid value to an invalid value to indicate that the register is read; wherein, the default value of the appointed signal is a valid value;
s12: after the reading register is finished, the value of the specified signal is updated from the invalid value to the valid value so as to indicate that corresponding data in the flash memory are sequentially read.
The execution body of the program execution method provided by the embodiment of the invention can be a program execution device, and the device can be arranged in a flash memory controller, so that the execution body of the program execution method can be a flash memory controller for controlling a flash memory, and the execution body of the program execution method is specifically described below as the flash memory controller. It should be noted that, the designated program may be a starting program of the BMC, and may also be other application programs determined according to actual needs; when implementing a read operation, the flash memory controller may specifically be implemented by using a burst read operation based on an Advanced High-performance Bus (AHB) Bus, and must give an address of a next read operation while reading data of a previous read operation, and so on, a plurality of read operations are sequentially and continuously performed in sequence to form a pipeline of read operations, as shown in fig. 3; the phase of the AHB bus can be divided into an address phase and a data phase, and the address phase is specified according to the AHB bus protocol, so that a specified signal, called a ready signal, can be set at the data phase, if the flash memory controller needs to read the flash memory, the ready signal can be set as a valid signal, so that the reading of the flash memory can be performed normally according to the pipeline, if the flash memory controller needs to read the flash memory register, the reading signal can not be set as a valid signal, so that a read register command is received, a corresponding read register operation is realized according to the read register command, and after the reading is completed, the ready signal can be recovered as a valid signal in order to enable the flash memory to be read continuously according to the XIP mode. When the flash controller reads the flash register, it must issue a read register command, the timing of which is shown in fig. 4.
In short, in the process of executing a specified program in a flash memory, if the flash memory needs to be read, setting the value of a ready signal as an effective signal to ensure normal operation of a pipeline, if a register needs to be read, setting the value of the ready signal as an ineffective signal to read the flash memory register based on a read register command, and setting the value of the ready signal as the ineffective signal after the reading is completed to avoid confusion among different read operations in the pipeline; or, different values of the ready signal represent different read operation modes, the mode of reading the flash memory when the value of the ready signal is an effective signal can normally realize flash memory reading, the mode of reading the register when the value of the ready signal is an ineffective signal can realize reading of the flash memory register. In addition, the valid signal may be a high level (1) and the invalid signal may be a low level (0). For example, assume that code loaded into flash memory is as follows:
assembly code 1:0x0004 x AAAA
Read flash register operation, 0x0008 x BBBBBB
Assembly code 2:0x000C0xCCCC
In the code, the first hexadecimal number on the right of the colon is the compiled bin file address, and the second hexadecimal number is real data; because the assembly code is executed according to the pipeline, the address (0 x 0008) for the flash register read operation is also issued at the same time in the second stage of executing the assembly code 1, i.e., reading the data (0 xaaaaa), which is also represented as ready being high in fig. 3; when the operation of reading the flash memory register is executed, the flash memory controller issues a read register command and a delay waiting operation of the flash memory, so that the data return time sequence becomes long, and the flash memory controller cannot immediately release the ready signal, i.e. set the ready signal to be low level.
In the process of executing a specified program in a flash memory, defaulting the value of a specified signal to be an effective value so as to sequentially read corresponding data in the flash memory, setting the value of the specified signal to be an ineffective value when a register needs to be read, realizing the reading of the register based on a register reading command, and recovering the value of the specified signal to be the effective value after the register reading is completed; therefore, the method and the device can flexibly switch between operations of reading the flash memory and the register through setting the value of the designated signal, namely, the operations of reading the flash memory and the register can be normally realized when the chip is executed.
The program execution method provided by the embodiment of the invention can further comprise the following steps:
after executing the specified program in the flash memory for a preset period of time, the specified program is moved to the memory, and the signal updating function is turned off to indicate that the value of the specified signal is kept at a default value.
In this embodiment, an xip_read_register variable (i.e., a signal update function) may be defined, which is used to start the function of reading the register by setting the value of the specified signal, specifically, after the specified program is executed in the flash memory for a period of time set according to the actual requirement or for a degree of execution set according to the actual requirement, the specified program may be moved into the memory, and since the read operation is not strictly performed according to the pipeline after the specified program is moved into the memory, the function of reading the register by setting the value of the specified signal is not required to be reused, so that the xip_read_register variable may be set to zero, i.e., the signal update function may be turned off, and thus, when the register is read in the memory, the specified signal may be released (i.e., the value of the specified signal is set to be an invalid signal), so that the data obtained by reading the register may still read although the data in the flash memory may not be returned. Thereby avoiding resource waste while ensuring that the execution of the starting program is realized quickly. The memory may be a DDR (same DDR SDRAM, double Data Rate Synchronous Dynamic Random Access Memory, double rate synchronous dynamic random access memory), and other settings according to actual needs are within the scope of the present invention.
The program execution method provided by the embodiment of the invention can further comprise the following steps before the appointed program is moved to the memory:
judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, executing the appointed program in the flash memory for a preset time period, and then executing the step of moving the appointed program into the memory, otherwise, determining that the appointed program does not need to be moved into the memory.
It should be noted that, after the specified program is specified to a certain time or a certain degree, the specified program is moved to the memory for execution, so that the execution efficiency of the specified program can be effectively improved, therefore, the application can judge whether the requirement of the current scene on the execution efficiency reaches the efficiency value (preset efficiency value) set according to the actual requirement, if the judgment result is yes, the requirement of the current scene on the execution efficiency is higher, and therefore, the specified program needs to be moved to the memory, otherwise, the specified program does not need to be moved to the memory, so that the execution of the specified program meets the requirement of the current scene, and the application is more flexible and efficient.
The program execution method provided by the embodiment of the invention is used for judging whether the current execution efficiency requirement of the specified program reaches the preset efficiency value or not, and can comprise the following steps:
detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
The method comprises the steps of judging whether the execution efficiency requirement of a current scene on a designated program is high or not, wherein the judgment can be realized by detecting the value of an efficiency parameter of which the value can be set by an external user, if the value of the efficiency parameter is a preset parameter value (such as 1), determining that the current requirement on the execution efficiency of the designated program is high, otherwise, determining that the current requirement on the execution efficiency of the designated program is not high, and therefore, the external user can realize the setting of the value of the efficiency parameter at any time according to actual needs in the mode, and the user requirements are conveniently met.
The technical scheme disclosed by the embodiment of the application can be applied to the operations of reading the flash memory and the flash memory register while executing in the chip of the peripheral SPI (Serial Peripheral Interface ) controller of the BMC (Baseboard Management Controller, baseboard management controller), and can also be used for closing corresponding functions after being moved to the memory so as to save resources; but of course can also be applied to various systems with SOCs and other system designs.
The embodiment of the invention also provides a program execution device, as shown in fig. 5, which may include:
an execution module 11 for: executing a specified program in the flash memory;
a first updating module 12 for: in the process of executing the specified program, if the register of the flash memory needs to be read, updating the value of the specified signal from a valid value to an invalid value so as to indicate the reading of the register; wherein, the default value of the appointed signal is a valid value;
a second updating module 13, configured to: after the reading register is finished, the value of the specified signal is updated from the invalid value to the valid value so as to indicate that corresponding data in the flash memory are sequentially read.
The program execution device provided by the embodiment of the invention may further include:
the function control module is used for: after executing the specified program in the flash memory for a preset period of time, the specified program is moved to the memory, and the signal updating function is turned off to indicate that the value of the specified signal is kept at a default value.
The program execution device provided by the embodiment of the invention may further include:
the judging module is used for: before moving the appointed program into the memory, judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, executing the step of moving the appointed program into the memory after executing the appointed program in the flash memory for a preset time period, otherwise, determining that the appointed program is not required to be moved into the memory.
The program execution device provided by the embodiment of the invention, the judging module may include:
a detection unit for: detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
A program execution device may include:
a memory for storing a computer program;
a processor for implementing the steps of any one of the program execution methods described above when executing a computer program.
A computer readable storage medium having a computer program stored thereon which, when executed by a processor, performs the steps of any of the program execution methods described above.
It should be noted that, for the description of the related parts in the program execution device, the device and the storage medium provided in the embodiments of the present invention, please refer to the detailed description of the corresponding parts in the program execution method provided in the embodiments of the present invention, which is not repeated here. In addition, the parts of the above technical solutions provided in the embodiments of the present invention, which are consistent with the implementation principles of the corresponding technical solutions in the prior art, are not described in detail, so that redundant descriptions are avoided.
The previous description of the disclosed embodiments is provided to enable any person skilled in the art to make or use the present invention. Various modifications to these embodiments will be readily apparent to those skilled in the art, and the generic principles defined herein may be applied to other embodiments without departing from the spirit or scope of the invention. Thus, the present invention is not intended to be limited to the embodiments shown herein but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.
Claims (6)
1. A program execution method, characterized by comprising:
executing a designated program in a flash memory, and if a register of the flash memory needs to be read in the process of executing the designated program, updating a value of a designated signal from a valid value to an invalid value to indicate that the register is read; updating the value of the specified signal from an invalid value to an effective value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read; wherein the default value of the specified signal is a valid value;
wherein, still include:
judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, moving the appointed program into a memory after executing the appointed program in the flash memory for a preset time period, and closing a signal updating function to indicate that the value of the appointed signal is kept as a default value, otherwise, determining that the appointed program is not required to be moved into the memory.
2. The method of claim 1, wherein determining whether the current execution efficiency requirement for the specified program reaches a preset efficiency value comprises:
detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
3. A program execution device, comprising:
an execution module for: executing a specified program in the flash memory;
a first updating module for: in the process of executing the specified program, if a register of the flash memory needs to be read, updating a value of a specified signal from a valid value to an invalid value to indicate that the register is read; wherein the default value of the specified signal is a valid value;
a second updating module for: updating the value of the specified signal from an invalid value to an effective value after the register is read, so as to indicate that corresponding data in the flash memory are sequentially read;
wherein, still include:
the function control module is used for: after executing the specified program in the flash memory for a preset period of time, moving the specified program into a memory, and closing a signal updating function to indicate that the value of the specified signal is kept as a default value;
wherein, still include:
the judging module is used for: before the appointed program is moved to the memory, judging whether the current execution efficiency requirement of the appointed program reaches a preset efficiency value, if so, executing the step of moving the appointed program to the memory after executing the appointed program in the flash memory for a preset time period, otherwise, determining that the appointed program is not required to be moved to the memory.
4. The apparatus of claim 3, wherein the determining module comprises:
a detection unit for: detecting whether the current value of the efficiency parameter corresponding to the execution efficiency requirement of the appointed program is a preset parameter value, if so, determining that the current execution efficiency requirement of the appointed program reaches the preset efficiency value, otherwise, determining that the current execution efficiency requirement of the appointed program does not reach the preset efficiency value.
5. A program execution device, characterized by comprising:
a memory for storing a computer program;
processor for implementing the steps of the program execution method according to claim 1 or 2 when executing said computer program.
6. A computer-readable storage medium, characterized in that the computer-readable storage medium has stored thereon a computer program which, when executed by a processor, realizes the steps of the program execution method according to claim 1 or 2.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110218525.2A CN113010236B (en) | 2021-02-26 | 2021-02-26 | Program execution method, device, equipment and storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110218525.2A CN113010236B (en) | 2021-02-26 | 2021-02-26 | Program execution method, device, equipment and storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113010236A CN113010236A (en) | 2021-06-22 |
| CN113010236B true CN113010236B (en) | 2024-01-19 |
Family
ID=76386473
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110218525.2A Active CN113010236B (en) | 2021-02-26 | 2021-02-26 | Program execution method, device, equipment and storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113010236B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114385255B (en) * | 2022-01-13 | 2023-11-21 | 深圳市捷诚技术服务有限公司 | POS machine control method, POS machine control system, POS machine control device and computer readable medium |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102122271A (en) * | 2011-03-01 | 2011-07-13 | 株洲南车时代电气股份有限公司 | NAND flash memory controller and control method thereof |
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN103853608A (en) * | 2012-12-04 | 2014-06-11 | 天津中兴软件有限责任公司 | Double-Boot switching implementation method |
| CN105653478A (en) * | 2015-12-29 | 2016-06-08 | 致象尔微电子科技（上海）有限公司 | Serial flash memory controller, serial flash memory control method and serial flash memory control system |
| CN111863096A (en) * | 2019-04-29 | 2020-10-30 | 北京兆易创新科技股份有限公司 | Method and device for reading data of NOR flash memory |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8433874B2 (en) * | 2006-12-06 | 2013-04-30 | Mosaid Technologies Incorporated | Address assignment and type recognition of serially interconnected memory devices of mixed type |
| US10817200B2 (en) * | 2017-10-26 | 2020-10-27 | Silicon Laboratories Inc. | Memory interface for a secure NOR flash memory |
-
2021
- 2021-02-26 CN CN202110218525.2A patent/CN113010236B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102122271A (en) * | 2011-03-01 | 2011-07-13 | 株洲南车时代电气股份有限公司 | NAND flash memory controller and control method thereof |
| CN103136136A (en) * | 2012-11-23 | 2013-06-05 | 香港应用科技研究院有限公司 | Method and system for performing data transmission of flash memory media |
| CN103853608A (en) * | 2012-12-04 | 2014-06-11 | 天津中兴软件有限责任公司 | Double-Boot switching implementation method |
| CN105653478A (en) * | 2015-12-29 | 2016-06-08 | 致象尔微电子科技（上海）有限公司 | Serial flash memory controller, serial flash memory control method and serial flash memory control system |
| CN111863096A (en) * | 2019-04-29 | 2020-10-30 | 北京兆易创新科技股份有限公司 | Method and device for reading data of NOR flash memory |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113010236A (en) | 2021-06-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TWI684868B (en) | Memory controller and operating method thereof, and controlling method of a memory system | |
| US9645829B2 (en) | Techniques to communicate with a controller for a non-volatile dual in-line memory module | |
| CN110910921A (en) | Command read-write method and device and computer storage medium | |
| CN110941395B (en) | Dynamic random access memory, memory management method, system and storage medium | |
| US10970243B2 (en) | Front end serial bus automatic bus park tri-state activation | |
| CN109117205B (en) | Double-chip loading method based on MCU and FPGA | |
| US20120060023A1 (en) | Methods for booting an operating system using non-volatile memory | |
| US20090049232A1 (en) | Execute-in-place implementation for a nand device | |
| CN113010236B (en) | Program execution method, device, equipment and storage medium | |
| CN112732616A (en) | BMC starting method, device and equipment based on SPI controller | |
| JP2009528633A (en) | Firmware extensible commands for microcontroller based flash memory digital controllers | |
| US20100153622A1 (en) | Data Access Controller and Data Accessing Method | |
| US20140025870A1 (en) | Computer reprogramming method, data storage medium and motor vehicle computer | |
| US8375238B2 (en) | Memory system | |
| CN104182264B (en) | The start optimization method and its device of a kind of eMMC | |
| US6182207B1 (en) | Microcontroller with register system for the indirect accessing of internal memory via auxiliary register | |
| CN112235171B (en) | Bus collision detection method, device, detection equipment and storage medium | |
| CN110515665B (en) | Starting method, system and device of processor system | |
| CN114138314A (en) | CPU microcode upgrading method, system and related assembly | |
| EP2730993B1 (en) | Reset method and network device | |
| CN112673364A (en) | Data transmission method, data transmission device, electronic apparatus, and storage medium | |
| CN112199103B (en) | Equipment upgrading method and terminal equipment | |
| JP2007052685A (en) | Microcontroller | |
| US20080222385A1 (en) | Parameter setting method and apparatus for network controller | |
| CN112599172B (en) | Data writing method and device of electronic control unit and storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |