CN112994481A - Three-level NPC type converter and control method thereof - Google Patents
Three-level NPC type converter and control method thereof Download PDFInfo
- Publication number
- CN112994481A CN112994481A CN202110201704.5A CN202110201704A CN112994481A CN 112994481 A CN112994481 A CN 112994481A CN 202110201704 A CN202110201704 A CN 202110201704A CN 112994481 A CN112994481 A CN 112994481A
- Authority
- CN
- China
- Prior art keywords
- wave
- carrier
- rectifier
- inverter
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M5/00—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases
- H02M5/40—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc
- H02M5/42—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters
- H02M5/44—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac
- H02M5/453—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal
- H02M5/458—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M5/4585—Conversion of ac power input into ac power output, e.g. for change of voltage, for change of frequency, for change of number of phases with intermediate conversion into dc by static converters using discharge tubes or semiconductor devices to convert the intermediate dc into ac using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only having a rectifier with controlled elements
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/12—Arrangements for reducing harmonics from ac input or output
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
- H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
- H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M7/2173—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only in a biphase or polyphase circuit arrangement
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
- H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
- H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
- H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M7/483—Converters with outputs that each can have more than two voltages levels
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P27/00—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage
- H02P27/04—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage
- H02P27/06—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters
- H02P27/08—Arrangements or methods for the control of AC motors characterised by the kind of supply voltage using variable-frequency supply voltage, e.g. inverter or converter supply voltage using dc to ac converters or inverters with pulse width modulation
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02P—CONTROL OR REGULATION OF ELECTRIC MOTORS, ELECTRIC GENERATORS OR DYNAMO-ELECTRIC CONVERTERS; CONTROLLING TRANSFORMERS, REACTORS OR CHOKE COILS
- H02P29/00—Arrangements for regulating or controlling electric motors, appropriate for both AC and DC motors
- H02P29/50—Reduction of harmonics
Abstract
The application discloses a three-level NPC type converter and a control method thereof, wherein the three-level NPC type converter comprises a rectifier, a busbar and an inverter which are sequentially connected; controlling the rectifier and the inverter by adopting a carrier wave equidirectional laminated wave-emitting mode; wherein the carrier frequencies of the rectifier and the inverter are the same and the carrier phases are opposite. According to the method and the device, the phase of the carrier subharmonic current component flowing into the busbar generated by the inverter is controlled to be opposite to that of the carrier subharmonic current component flowing into the busbar of the rectifier, so that the switching frequency subharmonic current amplitude of the busbar connected between the rectifier and the inverter is reduced, the heating of the busbar is reduced, the ambient temperature near the busbar is reduced, and the service life of devices near the busbar is prolonged.
Description
Technical Field
The application relates to the technical field of power electronics, in particular to a three-level NPC type converter and a control method thereof.
Background
In the three-level NPC type converter, energy needs to be transmitted between a rectifier and an inverter through a segmented busbar (busbar copper bar). In the segment bus, not only a direct current component and a low-frequency current component but also a switching frequency subharmonic current component flows, and the magnitude of the current component is proportional to the magnitude of the alternating-current side current. The larger the current on the alternating current side of the rectifier and the inverter is, the larger the subharmonic current of the switching frequency flowing in the busbar is, so that the busbar generates heat seriously, and the service life of devices near the busbar is influenced. The method adopted at present comprises the following steps:
1) by adopting the scheme of the laminated busbar, parasitic parameters are reduced, resonance is avoided, meanwhile, the heat dissipation area of the busbar can be enlarged, and heat dissipation is enhanced;
2) the length of a segmented bus bar between the rectifier and the inverter is shortened, so that the impedance of the bus bar is reduced, and the heat emission of the bus bar is reduced;
3) and optimizing the internal heat dissipation of the converter.
The problems are solved by optimizing the heat dissipation angle in the methods, and the actual bus bar loss is still large.
Disclosure of Invention
In view of this, an object of the present invention is to provide a three-level NPC type converter and a control method thereof, so as to reduce a switching frequency subharmonic current amplitude of a busbar connected between a rectifier and an inverter, reduce heating of the busbar, reduce an ambient temperature near the busbar, and improve a service life of a device near the busbar.
The technical scheme adopted by the application for solving the technical problems is as follows:
according to an aspect of the present application, there is provided a control method of a three-level NPC type converter, the three-level NPC type converter including a rectifier, a bus bar, and an inverter connected in sequence; controlling the rectifier and the inverter by adopting a carrier wave equidirectional laminated wave-emitting mode; wherein the carrier frequencies of the rectifier and the inverter are the same and the carrier phases are opposite.
According to another aspect of the present application, a three-level NPC type converter is provided, which includes a rectifier, a bus bar, and an inverter connected in sequence; further comprising a controller configured to perform the steps of the method for controlling a three-level NPC type converter.
According to the three-level NPC type converter and the control method thereof, the phase of the carrier subharmonic current component flowing into the bus bar generated by the inverter is opposite to that of the carrier subharmonic current component flowing into the bus bar of the rectifier, so that the amplitude of the switching frequency subharmonic current of the bus bar connected between the rectifier and the inverter is reduced, the heating of the bus bar is reduced, the ambient temperature near the bus bar is reduced, and the service life of devices near the bus bar is prolonged.
Drawings
Fig. 1 is a schematic diagram of a three-level NPC-type converter according to an embodiment of the present application;
fig. 2 is a schematic diagram of a carrier in-phase stacked transmit mode 1 according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a modulated wave 1 according to an embodiment of the present application
Fig. 4 is a schematic diagram of a modulated wave 2 provided in an embodiment of the present application;
fig. 5 is a schematic diagram of a modulated wave 3 provided in an embodiment of the present application;
fig. 6 is a schematic diagram of a carrier in-phase stacked transmit mode 2 according to an embodiment of the present application;
fig. 7 is a schematic diagram of an inverter and a rectifier delta carrier according to an embodiment of the present application.
The implementation, functional features and advantages of the objectives of the present application will be further explained with reference to the accompanying drawings.
Detailed Description
In order to make the technical problems, technical solutions and advantageous effects to be solved by the present application clearer and clearer, the present application is further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
Fig. 1 is a schematic diagram of a three-level NPC converter according to an embodiment of the present disclosure.
As shown in fig. 1, the three-level NPC type converter includes a rectifier 1, a bus bar, and an inverter 2, which are connected in sequence.
The rectifier 1 is configured to rectify three-phase ac voltages (U-phase, V-phase, and W-phase) and convert the three-phase ac voltages into dc voltages, which are input to a positive rectifying bus P1, a rectifying bus midpoint O1, and a negative rectifying bus N1. The inverter 2 is configured to invert the dc voltages on the positive inversion bus P2, the inverter bus midpoint O2, and the negative inversion bus N2 into three-phase ac voltages (a phase, B phase, and C phase), and output the three-phase ac voltages to the grid. The positive rectifying bus P1 and the positive inverter bus P2 are connected through a busbar, the rectifying bus midpoint O1 and the rectifying bus midpoint O2 are connected through a busbar, and the negative rectifying bus N1 and the negative inverter bus N2 are connected through a busbar. The energy exchange between the rectifier and the inverter is completed through the connecting bus bar between the buses. The rectifier 1 and the inverter 2 may be bidirectional converters, and are not limited herein.
The rectifier 1 and the inverter 2 form a three-level NPC topology by series and parallel connection of power semiconductor devices including, but not limited to, Insulated Gate Bipolar Transistors (IGBTs), Metal Oxide Semiconductor Field Effect Transistors (MOSFETs), Integrated Gate Commutated Thyristors (IGCTs), Injection Enhanced Gate Transistors (IEGTs). The three-level NPC topology includes, but is not limited to, diode midpoint clamping, active clamping (ANPC).
In this example, the rectifier 1 and the inverter 2 both use a Pulse Width Modulation (PWM) method, and further, the rectifier 1 and the inverter 2 both use a carrier co-directional stacked wave-generating method.
Specifically, the three-level NPC type further includes a controller 3, and the controller 3 is configured to perform the following steps of the control method of the three-level NPC type converter:
controlling the rectifier 1 and the inverter 2 in a carrier wave equidirectional laminated wave-generating mode; wherein, the carrier frequencies of the rectifier 1 and the inverter 2 are the same and the carrier phases are opposite.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the three-phase modulation wave is compared with two triangular carriers with the same frequency, amplitude and phase, so that a carrier wave homodromous laminated wave transmitting mode is realized;
the triangular carriers are arranged from top to bottom in sequence, and the distance between the maximum point of the three-phase modulation wave and the maximum point of the upper-layer triangular carrier is equal to the distance between the minimum point of the three-phase modulation wave and the minimum point of the lower-layer triangular carrier.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the adjusted three-phase modulation wave is compared with a triangular carrier wave, so that a carrier wave homodromous laminated wave transmitting mode is realized;
the maximum value of the adjusted three-phase modulation wave is equal to the maximum value of the triangular carrier wave, and the minimum value of the adjusted three-phase modulation wave is equal to the minimum value of the triangular carrier wave.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
and (4) translating the negative half-cycle part of the three-phase modulation wave upwards by a carrier amplitude to obtain the adjusted three-phase modulation wave.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the three-phase modulation wave is a sine wave with three phases which are different by 120 degrees in sequence.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the three-phase modulation wave is obtained by superposing three sine waves with phases different by 120 degrees in sequence and a third harmonic wave respectively; the phase of the third harmonic is consistent with the phase of the sine wave to be superposed, and the frequency of the third harmonic is three times of the frequency of the sine wave to be superposed.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the three-phase modulation wave is obtained by superposing three sine waves with phases different by 120 degrees in sequence and one zero sequence voltage respectively;
wherein the zero sequence component is obtained by sub-calculation according to the following formula:
vo(t)＝-[Vk_max(t)+Vk_min(t)]2; wherein v iso(t) is the zero sequence component, Vk_max(t) is the maximum value of the sine waves to be superimposed, Vk_min(t) is the minimum value of the sinusoids to be superimposed.
The controller 3 is configured to further perform the following steps of a control method of a three-level NPC type converter:
the triangular carrier rising edge adopted by the rectifier corresponds to the triangular carrier falling edge adopted by the inverter, and the triangular carrier falling edge adopted by the rectifier corresponds to the triangular carrier rising edge adopted by the inverter.
Fig. 2 shows that a modulated wave is compared with two triangular carrier waves with the same frequency, amplitude and phase to realize a carrier wave homodromous stacked wave transmitting mode, which is denoted as mode 1; as shown in fig. 3, the modulated wave includes a sine wave, which is denoted as modulated wave 1; as shown in fig. 4, a third harmonic is injected into the sine wave, and is denoted as a modulated wave 2; as shown in fig. 5, a zero sequence component is injected into the sine wave, and is denoted as modulation wave 3. Zero sequence component vo(t) can be calculated by the following formula: v. ofo(t)＝-[Vk_max(t)+Vk_min(t)]/2 wherein Vk_max(t) is the maximum value of the three-phase sine wave, Vk_min(t) is the minimum value of the three-phase sine wave.
Fig. 6 shows a mode 2 for realizing carrier co-directional stacked wave-transmitting by comparing an adjusted modulated wave, which is obtained by shifting the negative half-cycle part of the modulated wave by one carrier amplitude upwards in mode 1, with a single carrier. Mode 1 and mode 2 are only different in implementation mode, and the final control effect is completely equivalent.
Three output level states (1, 0, -1) exist for each phase of the rectifier 1, and the three-phase output level states are respectively represented by Su, Sv and Sw.
Specifically, when Su equals 1, it means that the ac output terminal of the rectifier 1 is clamped to the positive rectifying bus P1; when Su is 0, it means that the ac output terminal of the rectifier 1 is clamped to the midpoint O1 of the rectifying bus; when Su is-1, it means that the rectifier 1 ac output is clamped to the negative rectifier bus N1. Sv, Sw indicate the same. The inverter 2 outputs the same state as the rectifier 1.
According to the principle of a carrier wave homodromous stacking wave-transmitting mode, double Fourier decomposition is carried out on Su, Sv and Sw, the general expression of harmonic components with the frequencies of (fs _ rec/fr _ rec m +/-n) fr _ rec (fs _ rec is a triangular carrier frequency, fr _ rec is a fundamental frequency, m and n are natural numbers, and the requirement that (m + n) is an odd number) is as follows:
Su(fs_rec/fr_rec)m±n(t)＝U(fs_rec/fr_rec)m±ncos[m(2πfs_rect-β_rec)±n(2πfr_rect-α_rec)]
Sv(fs_rec/fr_rec)m±n(t)＝U(fs_rec/fr_rec)m±ncos[m(2πfs_rect-β_rec)±n(2πfr_rect-α_rec-2π/3)]
Sw(fs_rec/fr_rec)m±n(t)＝U(fs_rec/fr_rec)m±ncos[m(2πfs_rect-β_rec)±n(2πfr_rect-α_rec+2π/3)]
wherein, alpha _ rec is the rectifier fundamental wave phase, beta _ rec is the rectifier carrier phase, U(fs_rec/fr_rec)m±nThis value is determined by the modulation ratio for the rectifier side harmonic amplitude.
Further, the rectifier carrier sub-harmonic component (m is 1, n is 0) is:
Su(fs_rec/fr_rec)(t)＝U(fs_rec/fr_rec)cos(2πfs_rect-β_rec)
Sv(fs_rec/fr_rec)(t)＝U(fs_rec/fr_rec)cos(2πfs_rect-β_rec)
Sw(fs_rec/fr_rec)(t)＝U(fs_rec/fr_rec)cos(2πfs_rect-β_rec)
from the above equation, it can be seen that the carrier sub-harmonic components in the three-phase voltages are equal.
Similarly, the expression of the carrier sub-harmonic in the inverter output state can be calculated as:
Sa(fs_inv/fr_inv)(t)＝U(fs_inv/fr_inv)cos(2πfs_invt-β_inv)
Sb(fs_inv/fr_inv)(t)＝U(fs_inv/fr_inv)cos(2πfs_invt-β_inv)
Sc(fs_inv/fr_inv)(t)＝U(fs_inv/fr_inv)cos(2πfs_invt-β_inv)
in the formula (f)s_invFor the inverter triangular carrier frequency, fr_invAnd beta _ inv is the inverter fundamental frequency and the inverter carrier phase.
The rectifier bus current is:
ip1(t)＝sign(vu)*Su*iu(t)+sign(vv)*Sv*iv(t)+sign(vw)*Sw*iw(t)
io1(t)＝(1-|Su|)*iu(t)+(1-|Sv|)*iv(t)+(1-|Sw|)*iw(t)
in1(t)＝[1-sign(vu)]*Su*iu(t)+[1-sign(vv)]*Sv*iv(t)+[1-sign(vw)]*Sw*iw(t)
in the formula, vu, vv and vw are fundamental components of three-phase alternating voltage of the rectifier, and sign is defined as:
the carrier subharmonic component is brought into the above formula, and the carrier subharmonic current component in the bus can be obtained as follows:
ip1(t)＝Su(fs_rec/fr_rec)(t)*I_rec(t)
in the formula:
io1(t)＝-2Su(fs_rec/fr_rec)(t)*I_rec(t)
in1(t)＝-Su(fs_rec/fr_rec)(t)*I_rec(t)
similarly, the inverter bus current can be derived as follows:
ip2(t)＝Sa(fs_inv/fr_inv)(t)*I_inv(t)
in the formula:
io2(t)＝-2Sa(fs_inv/fr_inv)(t)*I_inv(t)
in2(t)＝-Sa(fs_inv/fr_inv)(t)*I_inv(t)
ideally, the parasitic impedance of the connection busbar between the rectifier and the inverter is equal to 0, and the relationship between the bus current is as follows:
by substituting the bus currents of the rectifier and the inverter into the above equation, one can obtain:
io(t)＝-[Su(fs_rec/fr_rec)(t)*I_rec(t)+Sa(fs_inv/fr_inv)(t)*I_inv(t)]
wherein I _ rec (t) and I _ inv (t) are based on a fundamental period variation, Su(fs_rec/fr_rec)(t) and Sa(fs_inv/fr_inv)(t) varies based on carrier periodicity.
When the absolute value of the power factor is larger than 0.5, the polarities of I _ rec (t) and I _ inv (t) can be uniquely determined, and I _ rec (t) >0 and I _ inv (t) > 0.
Order:
A＝I_rec(t)*U(fs_rec/fr_rec)
B＝I_inv(t)*U(fs_inv/fr_inv)/[I_rec(t)*U(fs_rec/fr_rec)]
when the carrier frequencies fs _ rec and fs _ inv of the rectifier and inverter are the same:
in the formula:
similarly, we can derive:
the combination of the upper formula:
1) when the carrier phases of the rectifier and the inverter are the same, namely beta _ rec-beta _ inv is equal to 0, the amplitude of the current carrier frequency sub-current component on the bus bar connected between the inverter and the rectifier is the largest.
2) When the carrier phases of the rectifier and the inverter are opposite, that is, β _ rec- β _ inv ═ pi, the carrier distribution is as shown in fig. 7 (the rising edge of the triangular carrier adopted by the rectifier 1 corresponds to the falling edge of the triangular carrier adopted by the inverter 2, and the falling edge of the triangular carrier adopted by the rectifier 1 corresponds to the rising edge of the triangular carrier adopted by the inverter 2), and the amplitude of the current carrier frequency sub-current component on the bus bar connected between the inverter and the rectifier is minimum.
The preferred embodiments of the present application have been described above with reference to the accompanying drawings, and are not intended to limit the scope of the claims of the application accordingly. Any modifications, equivalents and improvements which may occur to those skilled in the art without departing from the scope and spirit of the present application are intended to be within the scope of the claims of the present application.
Claims (9)
1. A control method of a three-level NPC type converter comprises a rectifier, a busbar and an inverter which are sequentially connected; the method is characterized in that the rectifier and the inverter are controlled in a carrier wave equidirectional laminated wave-emitting mode; wherein the carrier frequencies of the rectifier and the inverter are the same and the carrier phases are opposite.
2. The method of claim 1, wherein the carrier wave homodromous cascading wave-transmitting mode is realized by comparing a three-phase modulation wave with two triangular carrier waves with the same frequency, amplitude and phase;
the triangular carriers are arranged from top to bottom in sequence, and the distance between the maximum point of the three-phase modulation wave and the maximum point of the upper-layer triangular carrier is equal to the distance between the minimum point of the three-phase modulation wave and the minimum point of the lower-layer triangular carrier.
3. The method of claim 1, wherein the carrier wave co-directional stacked wave-transmitting mode is realized by comparing the adjusted three-phase modulated wave with a triangular carrier wave;
the maximum value of the adjusted three-phase modulation wave is equal to the maximum value of the triangular carrier wave, and the minimum value of the adjusted three-phase modulation wave is equal to the minimum value of the triangular carrier wave.
4. The method of claim 3, wherein the adjusted three-phase modulated wave is obtained by shifting up the negative half-cycle portion of the three-phase modulated wave by a carrier amplitude.
5. The method according to claim 2 or 4, wherein the three-phase modulated wave is three sine waves sequentially different in phase by 120 °.
6. The method according to claim 2 or 4, wherein the three-phase modulated wave is obtained by superposing three sine waves with phases different by 120 ° in sequence with a third harmonic wave; the phase of the third harmonic is consistent with the phase of the sine wave to be superposed, and the frequency of the third harmonic is three times of the frequency of the sine wave to be superposed.
7. The method according to claim 2 or 4, wherein the three-phase modulated wave is obtained by superposing three sine waves with phases different by 120 ° with a zero-sequence voltage respectively;
wherein the zero sequence component is obtained by sub-calculation according to the following formula:
vo(t)＝-[Vk_max(t)+Vk_min(t)]2; wherein v iso(t) is the zero sequence component, Vk_max(t) is the maximum value of the sine waves to be superimposed, Vk_min(t) is the minimum value of the sinusoids to be superimposed.
8. The method according to any one of claims 2-7, wherein the rising edge of the triangular carrier used by the rectifier corresponds to the falling edge of the triangular carrier used by the inverter, and the falling edge of the triangular carrier used by the rectifier corresponds to the rising edge of the triangular carrier used by the inverter.
9. A three-level NPC type converter comprises a rectifier, a busbar and an inverter which are connected in sequence; characterized in that it further comprises a controller configured to perform the steps of the control method of a three-level NPC type converter according to any one of claims 1 to 8.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110201704.5A CN112994481A (en) | 2021-02-23 | 2021-02-23 | Three-level NPC type converter and control method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110201704.5A CN112994481A (en) | 2021-02-23 | 2021-02-23 | Three-level NPC type converter and control method thereof |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN112994481A true CN112994481A (en) | 2021-06-18 |
Family
ID=76350335
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110201704.5A Pending CN112994481A (en) | 2021-02-23 | 2021-02-23 | Three-level NPC type converter and control method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112994481A (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007330058A (en) * | 2006-06-09 | 2007-12-20 | Meidensha Corp | Neutral wire connecting-type uninterrupted power supply system |
| CN103326375A (en) * | 2013-06-13 | 2013-09-25 | 东北大学 | Direct-hanging type reactive power compensation device and method based on 10kV power grid |
| CN103872938A (en) * | 2014-03-31 | 2014-06-18 | 上海交通大学 | Control method of flying capacitive type three-level inverter device |
| US20140328091A1 (en) * | 2011-09-26 | 2014-11-06 | Kenichi Sakakibara | Power converter |
| CN106341050A (en) * | 2015-07-17 | 2017-01-18 | 台达电子企业管理（上海）有限公司 | Multi-level frequency converter and control method thereof |
| CN107017762A (en) * | 2017-02-21 | 2017-08-04 | 三峡大学 | A kind of direct current capacitors method for inhibiting harmonic current |
| CN109889054A (en) * | 2019-01-24 | 2019-06-14 | 深圳市禾望电气股份有限公司 | Converter topology |
| CN110417275A (en) * | 2019-07-22 | 2019-11-05 | 中国科学院电工研究所 | Three-level current transformer synchronous modulation method under a kind of 3 even-multiple carrier wave ratio |
| CN110912436A (en) * | 2019-11-28 | 2020-03-24 | 中国科学院电工研究所 | Three-level converter synchronous carrier DPWM control method |
| CN111082688A (en) * | 2019-12-25 | 2020-04-28 | 中国科学院电工研究所 | Carrier reverse phase laminated PWM midpoint potential balance control method |
| CN111654181A (en) * | 2020-06-22 | 2020-09-11 | 中国联合网络通信集团有限公司 | Converter control method and device |
| CN112039322A (en) * | 2020-09-18 | 2020-12-04 | 华中科技大学 | MMC common-mode voltage suppression modulation method and system suitable for even number of sub-modules |
-
2021
- 2021-02-23 CN CN202110201704.5A patent/CN112994481A/en active Pending
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007330058A (en) * | 2006-06-09 | 2007-12-20 | Meidensha Corp | Neutral wire connecting-type uninterrupted power supply system |
| US20140328091A1 (en) * | 2011-09-26 | 2014-11-06 | Kenichi Sakakibara | Power converter |
| CN103326375A (en) * | 2013-06-13 | 2013-09-25 | 东北大学 | Direct-hanging type reactive power compensation device and method based on 10kV power grid |
| CN103872938A (en) * | 2014-03-31 | 2014-06-18 | 上海交通大学 | Control method of flying capacitive type three-level inverter device |
| CN106341050A (en) * | 2015-07-17 | 2017-01-18 | 台达电子企业管理（上海）有限公司 | Multi-level frequency converter and control method thereof |
| CN107017762A (en) * | 2017-02-21 | 2017-08-04 | 三峡大学 | A kind of direct current capacitors method for inhibiting harmonic current |
| CN109889054A (en) * | 2019-01-24 | 2019-06-14 | 深圳市禾望电气股份有限公司 | Converter topology |
| CN110417275A (en) * | 2019-07-22 | 2019-11-05 | 中国科学院电工研究所 | Three-level current transformer synchronous modulation method under a kind of 3 even-multiple carrier wave ratio |
| CN110912436A (en) * | 2019-11-28 | 2020-03-24 | 中国科学院电工研究所 | Three-level converter synchronous carrier DPWM control method |
| CN111082688A (en) * | 2019-12-25 | 2020-04-28 | 中国科学院电工研究所 | Carrier reverse phase laminated PWM midpoint potential balance control method |
| CN111654181A (en) * | 2020-06-22 | 2020-09-11 | 中国联合网络通信集团有限公司 | Converter control method and device |
| CN112039322A (en) * | 2020-09-18 | 2020-12-04 | 华中科技大学 | MMC common-mode voltage suppression modulation method and system suitable for even number of sub-modules |
Non-Patent Citations (2)
| Title |
|---|
| ANATOLII TCAI AND KYO-BEUM LEE: "DC-link Ripple Current Reduction in Back-to-back converters with DPWM", 《THE 2018 INTERNATIONAL POWER ELECTRONICS CONFERENCE》 * |
| 陈仲，等: "级联型逆变器载波周期脉冲调整的功率均衡方法及特性分析", 《电工技术学报》 * |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Ho et al. | Single-phase modified quasi-Z-source cascaded hybrid five-level inverter | |
| Soeiro et al. | The new high-efficiency hybrid neutral-point-clamped converter | |
| Kolar et al. | Novel three-phase AC-DC-AC sparse matrix converter | |
| Dalessandro et al. | Discontinuous space-vector modulation for three-level PWM rectifiers | |
| US9712070B2 (en) | Power conversion device | |
| Sekhar et al. | Discontinuous decoupled PWMs for reduced current ripple in a dual two-level inverter fed open-end winding induction motor drive | |
| Jang et al. | Space-vector PWM technique for two-phase inverter-fed two-phase induction motors | |
| Kolar et al. | Novel three-phase AC–AC sparse matrix converters | |
| JP5457449B2 (en) | Power converter | |
| Busquets-Monge et al. | Overmodulation of n-level three-leg DC-AC diode-clamped converters with comprehensive capacitor voltage balance | |
| JP5762329B2 (en) | Power converter | |
| Kumar et al. | Harmonic suppression scheme for multipulse converter fed multilevel inverter-based IM drive | |
| Hamidi et al. | An asymmetrical multilevel inverter with optimum number of components based on new basic structure for photovoltaic renewable energy system | |
| Waghmare et al. | Dual stage single-phase to multiphase matrix converter for variable frequency applications | |
| Kumar Sahu et al. | THD analysis of a seven, nine, and eleven level cascaded H-bridge multilevel inverter for different loads | |
| Saied et al. | On three-phase six-switches voltage source inverter: A 150° conduction mode | |
| Lin et al. | Space vector modulation strategy for an eight-switch three-phase NPC converter | |
| CN112994481A (en) | Three-level NPC type converter and control method thereof | |
| CN215871225U (en) | Five-level voltage source type conversion device | |
| Bradaschia et al. | A generalized scalar pulse-width modulation for nine-switch inverters: An approach for non-sinusoidal modulating waveforms | |
| Tuluhong et al. | A novel hybrid T-type three-level inverter based on SVPWM for PV application | |
| JP6878333B2 (en) | Power converter | |
| Jin et al. | Modulation and power losses of a stacked polyphase bridge converter | |
| Maheshwari et al. | A carrier-based approach for overmodulation of three-level neutral-point-clamped inverter with zero neutral-point current | |
| Sundaravel et al. | A Modified Cascaded H-Bridge Multilevel Inverter topology with Reduced Number of Power Electronic Switching Components |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20210618 |
|
| RJ01 | Rejection of invention patent application after publication |