CN112865731A - Class D audio amplifier, mixed modulation method thereof and electronic equipment - Google Patents

Class D audio amplifier, mixed modulation method thereof and electronic equipment Download PDF

Info

Publication number
CN112865731A
CN112865731A CN202110043841.0A CN202110043841A CN112865731A CN 112865731 A CN112865731 A CN 112865731A CN 202110043841 A CN202110043841 A CN 202110043841A CN 112865731 A CN112865731 A CN 112865731A
Authority
CN
China
Prior art keywords
signal
reference voltage
pulse width
output
input
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202110043841.0A
Other languages
Chinese (zh)
Other versions
CN112865731B (en
Inventor
刘凯
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Awinic Technology Co Ltd
Original Assignee
Shanghai Awinic Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Awinic Technology Co Ltd filed Critical Shanghai Awinic Technology Co Ltd
Priority to CN202110043841.0A priority Critical patent/CN112865731B/en
Publication of CN112865731A publication Critical patent/CN112865731A/en
Application granted granted Critical
Publication of CN112865731B publication Critical patent/CN112865731B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03F—AMPLIFIERS
    • H03F3/00—Amplifiers with only discharge tubes or only semiconductor devices as amplifying elements
    • H03F3/20—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers
    • H03F3/21—Power amplifiers, e.g. Class B amplifiers, Class C amplifiers with semiconductor devices only
    • H03F3/217—Class D power amplifiers; Switching amplifiers

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Amplifiers (AREA)

Abstract

The application discloses D class audio amplifier and mixed modulation method, electronic equipment thereof, D class audio amplifier includes: the pulse width modulation module is used for performing pulse width modulation on the input signal and outputting a first pulse width modulation signal and a second pulse width modulation signal; the pulse width adjusting module is used for adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal in an enabling state and outputting a corresponding first delay signal and a corresponding second delay signal to the driving module; the driving module comprises a differential logic unit and a driving output unit, wherein the differential logic unit is used for carrying out differential operation on input signals in an enabling state and outputting the input signals to the driving output unit; the driving output unit is used for amplifying the power of the output signal of the differential logic unit and outputting a first output signal and a second output signal; and the mode control module is used for outputting the mode control signal according to the input signal of the input signal. The D-class audio amplifier can improve the signal distortion problem.

Description

Class D audio amplifier, mixed modulation method thereof and electronic equipment
Technical Field
The application relates to the technical field of integrated circuits, in particular to a class-D audio amplifier, a mixed modulation method thereof and electronic equipment.
Background
Class D audio amplifiers are a commonly used high efficiency amplifier for amplifying audio signals, and in systems using class D amplifiers, an analog input signal is converted into a series of pulse modulated signals having different pulse widths to drive audio speakers.
The output of the class D audio amplifier is generally full-wave modulated, and usually has two output terminals connected to two ends of the load, respectively, and the two output terminal signals under the static output are both 50% duty ratio square wave signals. Considering that the power consumption is in positive correlation with the output duty ratio when the output voltage is applied to the LC load, the smaller the duty ratio is, the lower the power consumption is under the same condition, and therefore the 50% duty ratio output regulation mode is undoubtedly more power-consuming than the narrow pulse width output regulation mode. Because class D audio amplifier is widely used in electronic audio equipment such as cell-phone, smart audio amplifier, along with portable electronic audio equipment's popularization, also higher and higher to audio power amplifier's consumption requirement, consequently, the mode that reduces output pulse width is also more and more adopted in audio power amplifier.
The narrow pulse width is easy to disappear in the transmission process due to the deviation of the device process in the circuit, and especially under the condition of small signal input, the problems of bottom noise and distortion are easy to be caused when narrow pulse width modulation is adopted.
Therefore, how to keep the total harmonic distortion normal when performing narrow pulse width modulation is a problem to be solved urgently.
Disclosure of Invention
In view of this, the present application provides a class D audio amplifier, a hybrid modulation method thereof, and an electronic device, which ensure that total harmonic distortion is normal.
The technical scheme of the invention provides a D-type audio amplifier, which comprises: the pulse width modulation module is used for performing pulse width modulation on an input signal and outputting a first pulse width modulation signal and a second pulse width modulation signal, wherein the input signal comprises two paths of differential signals; the pulse width adjusting module is used for adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the first output signal and the second output signal output to a load in an enabling state, and outputting the corresponding first delay signal and the second delay signal to the driving module; and/or in a non-enabled state, maintaining the second pulse width modulation signal and the first pulse width modulation signal unchanged, and outputting the second pulse width modulation signal and the first pulse width modulation signal to a driving module; the driving module comprises a differential logic unit and a driving output unit, wherein the differential logic unit is used for carrying out differential operation on input signals in an enabled state, outputting two paths of differential operation signals to the driving output unit, and/or keeping the waveform of the input signals unchanged and outputting the input signals to the driving output unit in a non-enabled state; the driving output unit is used for performing power amplification on the output signal of the differential logic unit and outputting the first output signal and the second output signal; and the mode control module is used for outputting a mode control signal to the pulse width adjustment module and the driving module according to the input amplitude of the input signal so as to control the working states of the pulse width adjustment module and the differential logic unit.
Optionally, the mode control module is configured to output a corresponding mode control signal when the amplitudes of the two paths of signals in the input signal are both smaller than a first threshold, and control the differential logic unit and the pulse width adjustment module to be in an enabled state; and/or when the amplitude of at least one path of signals in the input signals is larger than or equal to a first threshold value, outputting corresponding mode control signals, and controlling the differential logic unit and the pulse width adjusting module to be in a non-enabled state.
Optionally, the mode control module includes a reference generation unit and a comparison unit; the reference generating unit is used for generating a first reference voltage corresponding to the first threshold value; the comparison unit is used for comparing the input signal with the first reference voltage and outputting a corresponding mode control signal according to a comparison result.
Optionally, the comparing unit includes a first comparator, a second comparator, a first nor gate, a first not gate, and a third not gate; two negative input ends of the first comparator and the second comparator are simultaneously connected to a first reference voltage, two positive input ends of the first comparator and the second comparator are respectively connected to two differential signals in the input signals, output ends of the first comparator and the second comparator are respectively connected to the input end of the first NOR gate, and the output end of the first NOR gate is sequentially connected with the first NOR gate and the second NOR gate.
Optionally, the reference unit is further configured to generate a first offset reference voltage corresponding to the first threshold, where the first offset reference voltage is greater than the first reference voltage; the comparison unit is used for controlling the subsequent input signals to be compared with the first reference voltage when the amplitude of at least one path of signals in the input signals is gradually reduced from being larger than the first offset reference voltage, and controlling the subsequent input signals to be compared with the first offset reference voltage when the amplitude of at least one path of signals in the input signals is gradually increased from being smaller than the first reference voltage.
Optionally, the comparing unit further includes a first transmission gate and a second transmission gate; the input end of the first transmission gate is used for being connected with the first reference voltage, the control end of the first transmission gate is connected to the output end of the first not gate, and the inverted control end of the first transmission gate is connected to the output end of the first not gate; the input end of the second transmission gate is used for being connected to a first offset reference voltage, the control end of the second transmission gate is connected to the output end of the first NOR gate, and the inverted control end of the second transmission gate is connected to the output end of the first NOR gate; two negative input ends of the first comparator and the second comparator are connected to the output ends of the first transmission gate and the second transmission gate in common; wherein the first offset reference voltage corresponds to the first threshold and is greater than the first reference voltage.
Optionally, the mode control module is further configured to output a corresponding mode control signal when the amplitudes of the two paths of signals in the input signal are both greater than a second threshold, so as to control the differential logic unit and the pulse width adjustment module to be in an enable state; the second threshold is greater than the first threshold.
Optionally, the mode control module includes a reference generation unit and a comparison unit; the reference generating unit is used for generating a first reference voltage corresponding to the first threshold value and a second reference voltage corresponding to a second threshold value; the comparison unit is used for comparing the input signal with the first reference voltage and the second reference voltage and outputting a corresponding mode control signal according to a comparison result.
Optionally, the reference generating unit is further configured to generate a second offset reference voltage corresponding to a second threshold, where the second offset reference voltage is greater than the second reference voltage; the comparison unit is used for controlling the subsequent input signal to be compared with the second reference voltage when the amplitude of at least one path of signal in the input signals is gradually reduced from being larger than the second offset reference voltage, and controlling the subsequent input signal to be compared with the second offset reference voltage when the amplitude of at least one path of signal in the input signals is gradually increased from being smaller than the second reference voltage.
Optionally, the comparing unit further includes a first comparing path, a second comparing path, and an exclusive nor circuit; the first comparison path includes: the two negative input ends of the first comparator and the second comparator are simultaneously connected to a first reference voltage, the two positive input ends of the first comparator and the second comparator are respectively connected to two differential signals in the input signals, the output ends of the first comparator and the second comparator are connected to the input end of the first NOR gate, and the output end of the first NOR gate is sequentially connected with the first NOR gate and the third NOR gate; the second compare path includes: the two positive input ends of the third comparator and the fourth comparator are simultaneously connected to a second reference voltage, the two negative input ends of the third comparator and the fourth comparator are respectively connected to two differential signals in the input signals, the output ends of the third comparator and the fourth comparator are both connected to the input end of the second NOR gate, and the output end of the second NOR gate is connected to the input end of the second NOR gate; the output ends of the first NOT gate and the second NOT gate are connected to the input end of the XOR not circuit, and the output end of the XOR not circuit is used for outputting the mode control signal.
Optionally, the first comparison path of the comparison unit further includes a first transmission gate and a second transmission gate, an input terminal of the first transmission gate is used for connecting the first reference voltage, a control terminal of the first transmission gate is connected to an output terminal of the first not gate, and an inverted control terminal of the first transmission gate is connected to an output terminal of the first nor gate; the input end of the second transmission gate is used for being connected to a first offset reference voltage, the control end of the second transmission gate is connected to the output end of the first NOR gate, and the inverted control end of the second transmission gate is connected to the output end of the first NOR gate; two negative input ends of the first comparator and the second comparator are connected to the output ends of the first transmission gate and the second transmission gate in common; the second comparison path further comprises a third transmission gate and a fourth transmission gate, wherein the input end of the third transmission gate is used for being connected to the second reference voltage, the control end of the third transmission gate is connected to the output end of the second NOR gate, and the inverted control end of the third transmission gate is connected to the output end of the second NOR gate; the input end of the fourth transmission gate is used for being connected to a second offset reference voltage, the control end of the fourth transmission gate is connected to the output end of the second not gate, and the inverted control end of the fourth transmission gate is connected to the output end of the second not gate; wherein the first offset reference voltage corresponds to a first threshold and is greater than the first reference voltage; the second offset reference voltage corresponds to a second threshold and is greater than the second reference voltage.
Optionally, the pulse width adjusting module includes: the pulse width detection unit is used for detecting whether pulses exist in the first output signal and the second output signal or not and outputting corresponding pulse width control signals; and the delay control unit is controlled by the mode control signal to enter an enabling state or not, and is used for adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the pulse width control signal in the enabling state and/or directly outputting the received second pulse width modulation signal to the driving module in the non-enabling state.
The invention also provides a mixed modulation method of the D-type audio amplifier, which comprises the following steps: performing pulse width modulation on an input signal to generate a first pulse width modulation signal and a second pulse width modulation signal; judging whether to adjust the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the amplitude of the input signal; if so, adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to a first output signal and a second output signal output to a load to form a corresponding first delay signal and a second delay signal; after the first delay signal and the second delay signal are subjected to differential operation to generate two paths of differential operation signals, the two paths of differential operation signals are subjected to power amplification to generate a first output signal and a second output signal which are output to a load, and the pulse widths of the first output signal and the second output signal are changed along with the relative delay amount; and/or if not, keeping the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal unchanged, carrying out power amplification on the first pulse width modulation signal and the second pulse width modulation signal, and generating a first output signal and a second output signal which are output to a load.
Optionally, if the amplitudes of the two paths of signals in the input signal are both smaller than a first threshold, adjusting a relative delay amount between the second pwm signal and the first pwm signal; and/or if the amplitude of at least one path of signals in the input signals is larger than the first threshold value, keeping the relative delay amount unchanged.
Optionally, the method for determining whether to adjust the relative delay amount between the second pwm signal and the first pwm signal further includes: providing a first reference voltage corresponding to the first threshold, comparing the input signal with the first reference voltage; when the amplitudes of two paths of signals in the input signals are smaller than the first reference voltage, adjusting the relative delay amount; and/or when the amplitude of at least one path of signals in the input signals is greater than or equal to the first reference voltage, keeping the relative delay amount unchanged.
Optionally, the method for determining whether to adjust the relative delay amount between the second pwm signal and the first pwm signal further includes: providing a first offset reference voltage corresponding to the first threshold, the first offset reference voltage being greater than the first reference voltage; when the amplitude of at least one of the input signals is gradually reduced from being larger than the first offset reference voltage, the subsequent input signal is controlled to be compared with the first reference voltage, and when the amplitude of at least one of the input signals is gradually increased from being smaller than the first reference voltage, the subsequent input signal is controlled to be compared with the first offset reference voltage.
Optionally, the method for determining whether to adjust the relative delay amount further includes: and when the amplitudes of the two paths of signals in the input signals are larger than the second threshold value, adjusting the relative delay amount.
Optionally, the method for determining whether to adjust the relative delay amount includes: providing a first reference voltage corresponding to the first threshold value and a second reference voltage corresponding to a second threshold value; comparing the input signal to the first and second reference voltages; when the amplitudes of two paths of signals in the input signals are smaller than the first reference voltage, adjusting the relative delay amount; when the amplitude of at least one path of signals in the input signals is greater than or equal to the first reference voltage and smaller than the second reference voltage, keeping the relative delay amount unchanged; and when the amplitudes of the two paths of signals in the input signals are both larger than or equal to the second reference voltage, adjusting the relative delay amount.
Optionally, the method further includes: providing a first offset reference voltage corresponding to the first threshold, a second offset reference voltage corresponding to the second threshold, the first offset reference voltage being greater than the first reference voltage, the second offset reference voltage being greater than the second reference voltage; when the amplitude of at least one path of signals in the input signals is gradually reduced from being larger than the first offset reference voltage, controlling the subsequent input signals to be compared with the first reference voltage; when the amplitude of at least one path of signals in the input signals is gradually increased from being smaller than the first reference voltage, controlling the comparison between the subsequent input signals and the first offset reference voltage; and when the amplitude of at least one of the input signals is gradually increased from being smaller than the second reference voltage, the subsequent input signal is controlled to be compared with the second offset reference voltage.
Optionally, the method for adjusting the relative delay amount between the second pwm signal and the first pwm signal according to the first output signal and the second output signal output to the load includes: performing level conversion on the first output signal and the second output signal to form a first conversion signal and a second conversion signal; detecting whether the first conversion signal and the second conversion signal have pulses or not and outputting corresponding pulse width control signals; and adjusting the relative delay amount according to the pulse width control signal.
Optionally, the method for adjusting the relative delay amount further includes: and delaying the first pulse width modulation signal by a fixed amount to form the first delayed signal.
The technical solution of the present invention also provides an electronic device, including: a class D audio amplifier as claimed in any preceding claim.
The class D audio amplifier switches the pulse width modulation mode according to the amplitude of the input signal, performs narrow pulse width modulation in a proper amplitude range of the input signal, and improves the signal distortion problem.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a schematic diagram of a class D audio amplifier according to an embodiment of the present application;
fig. 2 is a schematic structural diagram of a differential logic unit of a class D audio amplifier according to an embodiment of the present application;
FIG. 3 is a schematic structural diagram of a pulse width detection unit of a class D audio amplifier according to an embodiment of the present application;
FIG. 4 is a schematic diagram of a delay control unit of a class D audio amplifier according to an embodiment of the present application;
FIG. 5a is a schematic structural diagram of a mode control module according to an embodiment of the present application;
FIG. 5b is a schematic diagram of a comparing unit of a mode control module according to an embodiment of the present application;
FIG. 6a is a schematic structural diagram of a mode control module according to an embodiment of the present application;
FIG. 6b is a schematic diagram of a comparing unit of a mode control module according to an embodiment of the present application;
FIG. 7 is a schematic diagram of a comparing unit of a mode control module according to an embodiment of the present application;
FIG. 8 is a schematic diagram of a comparing unit of a mode control module according to an embodiment of the present application;
FIGS. 9a and 9b are schematic signal waveforms of the output signal of the class D audio amplifier in the static state according to an embodiment of the present application;
FIG. 10 is a schematic diagram of a class D audio amplifier according to an embodiment of the present application;
FIG. 11 is a signal waveform diagram illustrating the output signal of the class D audio amplifier in the static condition according to an embodiment of the present application;
FIG. 12 is a schematic diagram of a fixed delay unit of a class D audio amplifier according to an embodiment of the present application;
fig. 13 is a flowchart illustrating an adaptive pulse width adjusting method according to an embodiment of the present application.
Detailed Description
As described in the prior art, the prior art reduces power consumption by simply reducing the pulse width during the static operation, which causes problems of noise reduction and distortion, and particularly, in the case of a small signal input, the pulse width is inherently small and is easy to distort, and if narrow pulse width modulation is performed, further reduction of the pulse width causes greater signal distortion. Therefore, the inventor provides a new class D audio amplifier and a pulse width adjusting method thereof, which can perform adaptive narrow pulse width modulation in a proper power range according to the amplitude of an output signal output to a load, reduce the pulse width of the output signal as much as possible, and avoid introducing additional problems of noise floor, distortion and the like.
The technical solutions in the embodiments of the present application are clearly and completely described below with reference to the accompanying drawings, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application. The following embodiments and their technical features may be combined with each other without conflict.
Fig. 1 is a schematic structural diagram of a class D audio amplifier according to an embodiment of the present invention.
In this embodiment, the class D audio amplifier includes: a pulse width modulation module 110, a driving module 120, a pulse width adjustment module 130, and a mode control module 140.
The pulse width modulation module 110 is configured to perform pulse width modulation on an input signal and output a first pulse width modulation signal and a second pulse width modulation signal. The input signals include two analog differential signals VOP0 and VON 0.
The pulse width modulation module 110 comprises an operational amplifier AMP and a capacitor C1～C6Resistance R1～R8The comparators comp1 and comp2 are coupled to form an integrator. The operational amplifier AMP is used for amplifying the signal via a resistor R1And a resistance R2A pair of differential signals VOP0 and VON0 coupled to the two input terminals perform integration operation, respectively, and output two amplified signals. A T-type differential circuit is connected between the positive input end and the positive output end of the operational amplifier AMP, and comprises a capacitor C1、C3And a resistance R3，C1And C3A resistor R connected in series between the positive input end and the positive output end of the operational amplifier AMP3Is connected to C1And C3Between the connection point of (a) and the ground. A T-shaped differential circuit is also connected between the negative input end and the negative output end of the operational amplifier AMP, and comprises a capacitor C2、C4And a resistance R4，C2And C4A resistor R connected in series between the positive input end and the positive output end of the operational amplifier AMP4Is connected to C2And C4Between the connection point of (a) and the ground. In the said fortuneA feedback loop structure is respectively formed between two input ends of the operational amplifier AMP and two output ends of the D-class audio amplifier, and the feedback loop structures are respectively connected with feedback resistors R5-R8 and a feedback capacitor C5And C6Feedback resistance R5、R6And a feedback capacitor C5Forming a T-shaped feedback circuit, a feedback resistor R7、R8And a feedback capacitor C6The T-shaped feedback circuit is formed and has a filtering function so as to inhibit the influence on the input end when the modulated high-frequency square wave signal is fed back to the operational amplifier AMP through the feedback loop. The feedback loop structure may improve the quality of the output signal, but is not a necessary structure.
The pwm module 110 may further include a preceding stage amplifying module including an amplifier for differentially amplifying an input preceding stage audio analog signal, such as a differential signal, and outputting the analog differential signals VOP0 and VON0, followed by performing an integration operation through an operational amplifier AMP.
The comparator comp1 and the comparator comp2 are respectively configured to modulate two amplified signals output by the operational amplifier AMP, compare the two amplified signals with the modulation signal generated by the modulation signal generator 111, and output a first pulse width modulation signal VO1 and a second pulse width modulation signal VO 2. The modulation signal is typically a triangular wave, and a triangular wave of a specific frequency and level value may be generated as the modulation signal by the modulation signal generator 111. When the level of the amplified signal exceeds the signal level of the triangular wave, the comparator outputs a high level; when the level of the amplified signal is lower than the signal level of the triangular wave, the comparator outputs a low level, so that the first pulse width modulation signal VO1 and the second pulse width modulation signal VO2 are both modulated square wave signals with a certain duty ratio. In other embodiments, the modulation signal may also be a waveform signal with a periodic rising and falling slope, such as a sawtooth wave or a sinusoidal half wave. The frequency of the modulation signal is usually 400KHz to 800KHz, which is much higher than the frequency of the signal to be modulated.
The pwm module 130 is configured to control a relative delay amount between the second pwm signal VO2 and the first pwm signal VO1 according to the first output signal VOP and the second output signal VON output to the load in an enable state to form a second delay signal VO 3. In this embodiment, the pulse width adjustment module 130 only delays the second pulse width modulation signal VO2 by a delay amount T to form a second delayed signal VO 3; if the delay amount of the first pwm signal VO1 is 0, the relative delay amount between VO3 and VO1 is the delay amount T. In the disabled state, the pulse width adjustment module 130 directly outputs the second pulse width modulation signal VO2 to the driving module 120 without adjusting the relative delay amount.
The driving module 120 is coupled to the output terminals of the comparators comp1 and comp2, and is at least used for power amplifying the first pulse width modulation signal VO1 and the second delay signal VO3 to generate a first output signal VOP and a second output signal VON for applying to a load to drive the load. The pulse widths of the first and second output signals VOP and VON vary with the relative delay amount between the second delayed signal VO3 and the first pulse width modulated signal VO 1.
In this embodiment, the driving module 120 includes a differential logic unit 121 and driving output units 122a and 122 b; the differential logic unit 121 is configured to perform a differential operation, such as a NAND operation, on the first pulse-width modulation signal VO1 and the second delay signal VO3 in an enabled state, and output two differential operation signals GTA and GTB; the differential operation signal GTA outputs the first output signal VOP through the driving output unit 122a, and the differential operation signal GTB outputs the second output signal VON through the driving output unit 122 b. The differential logic unit 121 is configured to directly output the first pulse width modulation signal VO1 and the second delay signal VO3 to the driving output units 122a and 122b in an disabled state, and perform power amplification and then output the signals.
The pulse width adjusting module 130 is configured to delay the second pulse modulation signal VO2 to form a second delay signal VO3 in an enabled state, so as to adjust pulse widths of the first output signal VOP and the second output signal VON by adjusting an amount of delay. If the pulse width adjustment module 130 detects that neither the first output signal VOP nor the second output signal VON has pulses, that is, both signals are at low level, the pulse width adjustment module 130 is configured to increase the delay amount of the second delayed signal VO3 to increase the pulse widths of the first output signal VOP and the second output signal VON until one of the signals has pulses; if at least one of the two signals is detected to be high level, that is, any one of the two signals has a pulse, decreasing the delay amount of the second delay signal VO3, and decreasing the pulse widths of the first output signal VOP and the second output signal VON; therefore, the pulse widths of the first output signal VOP and the second output signal VON are always limited to be close to the minimum pulse width controlled by the minimum delay amount, so that the first output signal VOP and the second output signal VON are always ensured to have pulse output, the problems of bottom noise and distortion are reduced, the pulse width can be reduced as much as possible, and the power consumption is reduced.
In addition, in this embodiment, the pulse width adjustment module 130 detects the first output signal VOP and the second output signal VON finally output to the load end by the class D audio amplifier to perform pulse width modulation, and the finally modulated output signal is not lost or eliminated by the dead zone of the output driving module before being applied to the load, so that the output pulse widths of the first output signal VOP and the second output signal VON can be reduced as much as possible without worrying about the occurrence of no output phenomenon due to the small pulse width.
In this embodiment, the pulse width adjusting module 130 specifically includes a level converting unit 133, a pulse width detecting unit 131, and a delay control unit 132.
The level shifting unit 133 is coupled between the pulse width detecting unit 131 and the output terminal of the driving module 120, and is configured to perform level shifting on the first output signal VOP and the second output signal VON. Since the first output signal VOP and the second output signal VON are directly supplied to the load, a typical level range is in a high voltage domain range, for example, 6.5V to 12.5V; the pulse width detection unit 131 adopts a logic circuit, and generally operates in a low voltage range, for example, 2.8V to 5.5V. The level conversion unit 133 converts the first output signal VOP and the second output signal VON from a high-voltage domain (PVDD) to a low-voltage domain (VDD) to form a first converted signal and a second converted signal. The level shift unit 133 may input the voltage of the PVDD domain to the drain terminal of the isolation tube through the ESD resistor, and clamp the voltage to the VDD domain to implement level shift. Those skilled in the art can select an appropriate level shift circuit to implement voltage shifting in a specific level range according to the requirement. The first converted signal corresponds to the first output signal VOP and the second converted signal corresponds to the second output signal VON.
The pulse width detection unit 131 is configured to detect whether the level-converted first converted signal and the level-converted second converted signal have pulses, and output a corresponding control signal according to a detection result.
The delay control unit 132 is coupled to the pulse width detection unit 131, and is configured to adjust a delay amount of the second delay signal VO3 according to the control signal. The delay control unit 132 includes a charging structure, controls a charging/discharging process of the charging structure through a second pulse width modulation signal VO2, and outputs a delayed second delay signal VO3 after the charging/discharging is completed. The control signal may control the charging time within the charging structure and thus the amount of delay of the second delayed signal VO3, the faster the charging, the smaller the amount of delay. The charging structure at least comprises a charging capacitor structure and a charging current source, the charging time can be adjusted by controlling the size of the charging current or controlling the size of the charging capacitor, and then the delay amount is adjusted, specifically, the negative correlation between the delay amount and the size of the charging current is positive correlation with the size of the charging capacitor.
In another embodiment of the present invention, the driving output units 122a and 122b respectively include one or more stages of power buffers, and the pulse width adjustment module 130 may also determine whether the first output signal VOP and the second output signal VON have pulses by detecting a signal output from any stage of buffer in the driving output units 122a and 122 b. Since the driving output unit 122a and the driving output unit 122b mainly amplify the power of the signal without changing the waveform of the signal, the signals output by each stage of buffers in the driving output unit 122a and the driving output unit 122b can also accurately reflect the pulse waveforms of the first output signal VOP and the second output signal VON, and the level ranges of the driving output unit 122a and the driving output unit 122b are low, so that the level conversion by the level conversion unit 133 is not required for direct detection, and the circuit structure of the pulse width adjustment module 130 can be simplified.
The mode control module 140 is connected to the pulse width adjustment module 130 and the driving module 120, and the input ends of the two differential signals VOP0 and VOPN of the input signal, and is configured to output a mode control signal EN-HWM to the pulse width adjustment module 130 and the driving module 120 according to the magnitude of the input signal. The mode control module 140 detects the input power by detecting the signal amplitude of the input signal, and the larger the input signal amplitude is, the larger the input power is. The signal amplitude is the signal voltage value.
Specifically, the pulse width adjusting module 130 is connected to the differential logic unit 121 of the driving module 120, and is configured to control an enabling state of the differential logic unit 121. When the mode control signal EN-HWM controls the differential logic unit 121 to enter the enabled state, the differential logic unit 121 performs differential operation on the input signal and outputs the differential signal to the driving output units 122a and 122 b; when the mode control signal EN-HWM controls the differential logic unit 121 to enter the disabled state, the differential logic unit 121 does not perform the differential operation any more, and directly outputs the received signal to the driving output units 122a and 122 b.
The mode control module 140 is connected to the delay control unit 132 of the pulse width adjustment module 130, and is configured to output a mode control signal EN-HWM to control an enable state of the delay control unit 132. When the mode control signal EN-HWM controls the delay control unit 132 to enter an enabled state, the delay control unit 132 delays the input second pulse width modulation signal VO2 and outputs the delayed second pulse width modulation signal VO2 to the driving module 120; when the mode control signal EN-HWM controls the delay control unit 132 to enter the inactive state, the delay control unit 132 does not perform delay control on the second pulse width modulation signal VO2 any more, keeps the timing unchanged, and outputs the timing unchanged to the driving module 120.
In this embodiment, when the mode control signal EN-HWM is at a high level, it corresponds to the differential logic unit 121 and the delay control unit 132 entering an enabled state; when the mode control signal EN-HWM is low, it corresponds to the differential logic unit 121 and the delay control unit 132 entering a disable state. In other embodiments, the control logic may also be adjusted according to circuit requirements, for example, when the mode control signal EN-HWM is low, corresponding to an enabled state; the mode control signal EN-HWM is high, corresponding to a non-enabled state.
The mode control module 140 outputs a corresponding mode control signal EN-HWM according to the magnitude of the input signal, so as to switch the switching mode. Specifically, when the amplitudes of the two paths of signals in the input signal are both smaller than the first threshold, the mode control module 140 outputs a high-level mode control signal EN-HWM to control the differential logic unit 121 and the delay control unit 132 to enter an enable state, and performs narrow pulse width modulation, so that the pulse widths of the output first output signal VOP and the output second output signal VON are smaller. Generally, the amplitudes of two paths of signals in the input signals are smaller than a first threshold value, the input signals are equal to or close to 0 correspondingly, the input signals are in a static working state, the pulse width of the output signals can be reduced as much as possible through narrow pulse width modulation, and power consumption is reduced.
When the amplitude of at least one path of input signals is greater than or equal to the first threshold, the mode control module 140 outputs a low-level mode control signal EN-HWM to control the differential logic unit 121 and the delay control unit 132 to enter an disable state, the pulse widths of the first pulse width modulation signal VO1 and the second pulse width modulation signal VO2 are not adjusted, and the pulse widths of the first output signal VOP and the second output signal VON are increased relative to the narrow pulse width modulation mode to avoid signal distortion.
In some embodiments, the mode control module 140 may further control the differential logic unit 121 and the delay control unit 132 to enter an enable state and switch to a narrow pulse width modulation mode when the input signal is greater than the second threshold. When the input signal is larger than the second threshold, the input signal belongs to large signal input, the pulse width of the output signal is reduced, signal distortion is not generated generally, and power consumption in large signal input can be further reduced.
The mode control module 140 outputs a corresponding mode control signal EN-HWM according to the amplitude of the input signal, and can dynamically switch into or out of the narrow pulse width modulation mode in real time according to the continuous change of the input signal, so that the whole circuit can perform narrow pulse width modulation as required, reduce power consumption, and improve the signal distortion problem.
Fig. 2 is a schematic structural diagram of a differential logic unit 121 according to an embodiment of the present invention.
The differential logic unit 121 is composed of a NAND gate NAND21, a NAND gate NAND22, an AND gate AND21, AND a AND gate AND 22. Specifically, one input end of the NAND gate NAND21 is used for inputting the first pulse width modulation signal VO1, and the other input end is used for inputting the mode control signal EN-HWM; one input end of the NAND gate NAND22 is used for inputting the output end of the second pulse width modulation signal VO2, and the other input end is used for inputting the mode control signal EN-HWM; one input end of the AND gate AND21 is used for inputting a first pulse width modulation signal VO1, the other end of the AND gate AND21 is connected to the output end of the NAND gate NAND22, AND the output end of the AND gate AND21 is used for outputting a differential operation signal GTA; one input end of the AND gate AND22 is used for inputting the second pulse width modulation signal VO2, the other end of the AND gate AND22 is connected to the output end of the NAND gate NAND21, AND the output end of the AND gate AND22 is used for outputting the differential operation signal GTB.
When the mode control signal EN-HWM is at a low level, the differential logic unit 121 enters a disabled state, both the NAND gate NAND21 AND the NAND gate NAND22 output a high level, the output signal GTA of the AND gate AND21 is consistent with the pulse width AND timing of VO1, AND the output signal GTB of the AND gate AND22 is consistent with the pulse width AND timing of VO 3.
When the mode control signal EN-HWM is at a high level, the differential logic unit 121 enters an enabled state, performs differential operation on VO1 and VO3, and outputs differential operation signals GTA and GTB after narrow pulse width modulation.
Fig. 3 is a schematic structural diagram of a pulse width adjusting module according to an embodiment of the invention.
In this embodiment, the pulse width detection unit 131 implemented in the pulse width adjustment module includes: operational circuit 1311, add signal path 1312, and subtract signal path 1313.
The operation circuit 1311 is configured to perform an and operation after performing a non-operation on the first output signal VOP and the second output signal VON respectively. Specifically, the non-operation circuit 1311 includes an inverter INV2 AND an inverse INV3 connected to two output terminals of the level shifter unit 133, respectively, AND an AND gate AND connected to the inverter INV2 AND the inverter INV 3.
The control signal output by the pulse width detection unit 131 includes the subtraction signal and the addition signal.
The add signal path 1312 is for outputting an add signal and includes a first D flip-flop DFF1And a second D flip-flop DFF2Said first D flip-flop DFF1And a second D flip-flop DFF2The clock signal terminal of (a) is inputted with a clock signal CKL 1.
The subtract signal path 1313 is for outputting a subtract signal, and includes a third D flip-flop DFF3And a fourth D flip-flop DFF4Said third D flip-flop DFF3And a fourth D flip-flop DFF4The clock signal terminal of (a) inputs the minus clock signal CKL 2.
The add signal output terminal is coupled to the third D flip-flop DFF through an inverter INV13And said fourth D flip-flop DFF4Reset terminal (Reset), third D flip-flop DFF3Is connected to the fourth D flip-flop DFF4The fourth D flip-flop DFF4And the Q terminal of (a) is used as a subtraction signal output terminal.
When at least one of the VOP AND VON outputs a high level, the AND gate AND outputs a first D flip-flop DFF1And a second D flip-flop DFF2Outputting a low-level reset signal to enable DFF1And DFF2Is forced to reset to a low level. AND the AND gate AND outputs a high level when VOP AND VON are both low level, AND the addition signal becomes a high level when there is no pulse at both VON AND VOP in two periods of CLK 1.
Inverter INV1 inverts the added signal and provides it to DFF3And DFF4When the add signal is high level, i.e. both VON and VOP are low level, the DFF3And DFF4The reset end is at low level, and the reduction signal is at low level; when at least one of VOP and VON is high, the added signal is low, and is supplied to the DFF after passing through the inverter INV13And DFF4Provides a high reset signal and the subtract signal goes high when both the add signal is low during both cycles of CLK 2.
Clock signal CLK1 is the clock that controls the add signal output on add signal path 1312 and clock signal CLK2 is the clock that controls the subtract signal output on subtract signal path 1313. The frequency of CLK1 may be greater than the frequency of CLK 2.
The frequency of the CKL1 is high, and it is necessary to output a high-level add signal in time after detecting that the pulse disappears, so as to increase the pulse width in time, and avoid the state of pulse disappearance occurring for a long time, and meanwhile, the CKL1 is also necessary to be outside the audio frequency range, so as to avoid the noise generated when the output signal of the pulse adjustment process falls into the audio frequency range. Since the audio frequency range is 20 Hz-20 KHz, the frequency of CLK1 may be set to be greater than 20 KHz. Further, to ensure that the large periodic envelope formed by the output does not enter the audio range, CLK1 may be greater than 100 kHz.
Since the pulse width does not need to be immediately reduced when a pulse is detected, frequent switching of the addition signal and the subtraction signal can be avoided. While also ensuring that the frequency of CLK2 is outside the audio frequency range, the CLK2 frequency may even be less than 20 Hz.
Preferably, the frequency of CLK1 is 400kHz and the frequency of CLK2 is 10 Hz.
Fig. 4 is a schematic structural diagram of the delay control unit 132 according to an embodiment of the invention.
In this embodiment, the delay control unit 132 includes: a counting unit 1321, a control circuit 1322, and a first selection switch X1.
The input terminal of the first selection switch X1 is used for inputting a second pulse width modulation signal VO2, one output terminal is directly connected to the output terminal of the delay control unit 132, and the other output terminal is connected to the control circuit 1322. The first selection switch X1 is switched to a conduction path by the mode control signal EN-HWM. In this embodiment, when the mode control signal EN-HWM is at high level, the delay control unit 132 is in the enabled state, and VO2 is input to the control circuit 1322; when the mode control signal EN-HWM is low, the delay control unit 132 is disabled and VO2 is directly output to the output of VO 3.
The counting unit 1321 is configured to count according to a clock signal, once every clock rising edge occurs. In this embodiment, the counting unit 1321 includes a counter and related electronic devices and circuit structures, and the counter is a binary up-down counter, which can perform both up-down counting and down-down counting. The counting unit 1321 is configured to output an n-bit (bit) signal. In one embodiment, the counting unit 1321 is configured to output 3-bit binary coded signals, including 000 to 111, capable of counting from 0 to 8. In other embodiments, the counting unit 1321 is configured to output n-bit signals, which are implemented from 0 to 2nIs counted.
The counting unit 1321 is configured to change a count value of the counting unit 1321 according to the control signal, i.e., the add signal and the subtract signal, output by the pulse width detection unit 131, and the control circuit 1322 is configured to adjust the delay amount according to the count value. In the control signal, the adding signal is used for increasing the counting value when being in high level, and the subtracting signal is used for reducing the counting value when being in high level.
In this embodiment, the control circuit 1322 includes a charging current source structure 1322a and a charging capacitor structure 1322 b. The charging current source structure 1322a is composed of a current source Ib and a PMOS transistor MP1～MP4NMOS transistor MN1～MN3And (4) forming. A second PWM signal when the mode control signal EN-HWM controls the delay control unit 132 to be enabledNumber VO2 through MP4And MN1Configured to form an inverter coupled to the charging capacitor structure 1322 b; when MP4And MN1When the inverter outputs high level, the charging capacitor structure 1322b is charged; when the inverter outputs a low level, the charging capacitor structure 1322b is discharged. The charging current source structure 1322a charges the charging capacitor structure 1322b to form a signal delayed from VO2 and inverted from VO2, and then outputs a second delayed signal VO3 after pulse delay to VO2 through the inverter INV 4.
The current source Ib passes through MP1And MP2Composed current mirror, and MN2And MN3A current mirror configured to provide power to the MP4And MN1An inverter configured to provide a charging current to the charging capacitor structure 1322 b. The larger the charging current is, the shorter the charging time is, the smaller the delay amount of the VO3 relative to the VO2 is, and the smaller the pulse widths of the output VOP and VON are; the smaller the charging current is, the longer the charging time is, the larger the delay amount of VO3 with respect to VO2 is, and the larger the pulse widths of VOP and VON are outputted. In this embodiment, the current source Ib is a fixed bias current.
Since the charging time of the capacitor is proportional to the capacitance value and inversely proportional to the charging current, the larger the capacitance value of the charging capacitor structure 1322b is, the longer the charging time is, the larger the delay amount of VO3 relative to VO2 is, and the larger the pulse width of the output VOP and VON is; the smaller the capacitance value is, the shorter the charging time is, the smaller the delay amount of VO3 with respect to VO2 is, and the smaller the pulse widths of the first output signal VOP and the second output signal VON finally output to the load are.
In this embodiment, the current source Ib is a constant current. The charging capacitor structure 1322b comprises n charging capacitors C connected in parallel1～CnRespectively through switches SW1～SWnGrounded, and the other ends are connected to the PMOS tubes MP4And NMOS transistor MN1The output terminals of the inverters are constructed, i.e., the drains of MP4 and MN 1. The charging capacitor structure 1322b further includes an initial capacitor C0The initial capacitance C0One end is grounded and the other end is connected to the MP4And MN1OfAnd (4) a pole. N is an integer of 2 or more.
The capacitance of the entire charging capacitor 1322b includes an adjustable capacitance and a minimum capacitance, and the adjustable capacitance is determined by the charging capacitor C1～CnProvided is a method. The switch SW1～SWnEach bit signal of the n-bit signals output by the counting unit 1321 is controlled. In this embodiment, when the ith bit signal is 0 (low level), the switch SWiDisconnecting; when the ith bit signal is 1 (high level), the switch SWiAnd conducting. Therefore, when the counting unit outputs a signal in which n bits (bit) are all 0, the switch SW1～SWnAll are disconnected, and the capacitance value of the charging capacitor structure 1322b is the smallest and is the initial capacitance C0The capacity value of (c); when the counting unit outputs a signal with n bits being 1, each switch is turned on, and the capacitance value of the charging capacitor structure 1322b is the largest and is C0～CnParallel capacitance value of (i.e. C)0+C1……+CnThe relative delay amount is maximum; in other embodiments, the corresponding relationship between the signal on each bit and the on/off of the switch may also be adjusted, for example, when the ith bit signal is 1, the switch SWi is turned off, and when the ith bit signal is 0, the switch SW is turned offiAnd conducting.
Can be set by setting C1～CnThe capacitance value of the charging capacitor structure 1322b is made larger as the count value of the counting unit 1321 is gradually increased. In one embodiment, the capacitor C may be caused to charge1To CnIn, CiIs greater than C1+ … … + Ci-1And i is an integer of 1 or more.
Initial capacitance C0The minimum relative delay amount of the second delayed signal VO3 with respect to the first pulse width modulated signal VO1 is determined. In other embodiments, the initial capacitance C0The capacitance value of the capacitor is adjustable, so that the minimum capacitance value is adjusted in a larger range, and the control of the minimum pulse width is realized.
In another embodiment, the charging capacitor structure 1322b of the control circuit 1322 may further have a fixed charging capacitance, and the current source Ib in the charging current source structure 1322a may be a variable current source, and the delay amount is adjusted by adjusting the charging current outputted by the current source Ib. In one embodiment, the current source Ib may include n charging current sources Ib 1-Ibn connected in parallel, and an initial charging current Ib0, the initial charging current Ib0 is directly grounded, Ib 1-Ibn are grounded through switches K1-Kn respectively, and are coupled to the charging capacitor structure 1322b, the n-bit signal output by the counting unit 1321 controls on/off of each switch Ki, so as to control the magnitude of the charging current output by the charging current source structure 1322a, and the maximum charging current Imax of the entire charging current structure may be Ib0+ … + Ibn. In one embodiment, Ki is turned on when the ith bit signal is 0; when the ith bit signal is 1, Ki is turned off. Under the condition that the mode control signal is fixed, when n-bit signals of the counting value are all 0, K1-Kn are conducted, the charging current is maximum, the charging time is minimum, and the delay amount is minimum; when the n-bit signals are all 1, K1-Kn are disconnected, the charging current is minimum, the charging time is longest, and the delay amount is maximum.
In other embodiments, the variable current source Ib and the charging capacitor structure with a variable capacitance value may be simultaneously provided, and the adjustment of the charging time and thus the adjustment of the relative delay amount may be realized by adjusting the charging current and the size of the charging capacitor.
Fig. 5a is a schematic structural diagram of the mode control module 140 according to an embodiment of the invention.
In this embodiment, the mode control module 140 includes a reference generating unit 141 and a comparing unit 142, the reference generating unit 141 is configured to generate a first reference voltage Vref1 corresponding to a first threshold value of the magnitude of the input signal; the comparing unit 142 is configured to compare the input signal with the first reference voltage Vref1, and output a corresponding mode control signal EN-HWM according to a comparison result. The reference generating unit 141 may include a reference generating circuit.
Referring to fig. 5b, a schematic structural diagram of the comparing unit 142 according to an embodiment of the invention is shown.
In this embodiment, the comparing unit 142 includes a first comparing path, and the first comparing path includes: a first comparator CMP41, a second comparator CMP42, and a nor operation circuit.
In this embodiment, the or operation circuit includes a first NOR gate NOR41, a first NOR gate INV41, and a third NOR gate INV 43. In other embodiments, the nor operation circuit may be implemented by other circuit structures as long as the function of or operation can be satisfied.
The negative input terminals of the first comparator CMP41 and the second comparator CMP42 are both connected with a first reference voltage Vref 1; a positive input terminal of the first comparator CMP41 is used for connecting a difference signal VOP0 in the input signal, and comparing VOP0 with Vref 1; the positive input of the second comparator CMP42 is used to connect the differential signal VON0 in the input signal for comparing VON0 with Vref 1. The output signals of the first comparator CMP41 and the second comparator CMP42 are NOR-operated by the first NOR gate NOR41, and then sequentially pass through the first NOR gate INV41 and the third NOR gate INV43, and then output the mode control signal EN-HWM.
When the amplitudes of both signals in the VOPs 0 and the VON0 are less than the first reference voltage Vref1, the first comparator CMP41 and the second comparator CMP42 both output a low level, the NOR41 outputs a high level, and EN-HWM is output as a high level through the INV4 and the INV43, and the delay control unit 132 and the differential logic unit 121 are controlled to be enabled for narrow pulse width modulation.
When the amplitude of any one of the VOPs 0 and VON0 is greater than the first reference voltage Vref1, at least one of the output signals of the comparator CMP41 and the comparator CMP42 is at a high level, the NOR41 outputs a low level, and the INV43 outputs an EN-HWM at a low level, so that the delay control unit 132 and the differential logic unit 121 are controlled to enter a non-enabled state, and narrow pulse width modulation is not performed any more.
Referring to fig. 6a, a schematic structural diagram of the mode control module 140 according to another embodiment of the present invention is shown.
In this embodiment, the mode control module 140 includes a reference generation unit 141a and a comparison unit 142 a. The reference generating unit 141a is configured to generate a first reference voltage Vref1 corresponding to a first threshold, and a second reference voltage Vref2 corresponding to a second threshold.
The comparing unit 142a compares the differential signals VON0 and VOP0 in the output signal with the first reference voltage Vref1 and the second reference voltage Vref2, and outputs a corresponding mode control signal EN-HWM according to the comparison result. Wherein the first threshold is less than the second threshold, and the corresponding first reference voltage Vref1 is less than the second reference voltage Vref 2.
Referring to fig. 6b, a specific circuit structure diagram of the comparing unit 142a in fig. 6a is shown.
In this embodiment, on the basis of the first comparison path compared with the first reference voltage Vref1 shown in fig. 5b, a second comparison path compared with the second reference voltage Vref2 is further included, specifically, the second comparison path includes: a third comparator CMP43, a fourth comparator CMP44, and a nor operation circuit. The NOR operation circuit comprises a second NOR gate NOR42 and a second NOT gate INV42 which are connected in sequence. In other embodiments, the nor operation circuit may have other circuit configurations as long as the nor operation function is satisfied.
The positive input terminals of the third comparator CMP43 and the fourth comparator CMP44 are both connected to a second reference voltage Vref 2; the negative input terminal of the third comparator CMP43 is used for connecting the differential signal VOP0 in the input signal, and comparing VOP0 with Vref 2; the negative input of the fourth comparator CMP44 is used to connect the differential signal VON0 in the input signal for comparing VON0 with Vref 2. The output signals of the third comparator CMP43 and the fourth comparator CMP44 are NOR-operated by the second NOR gate NOR42, and then output the comparison result of the second comparison path by the second NOR gate INV 42.
The comparing unit 142a further includes an exclusive or circuit including an exclusive or gate XOR41 and a fourth not gate INV44, for performing an exclusive or operation on the signals output by the third not gate INV43 and the second not gate INV 42. The output signals of the third and second not gates INV43 and INV42 sequentially pass through the XOR gate XOR43 and the fourth not gate INV44, and output the mode control signal EN-HWM.
When both VON0 and VOP0 are less than Vref1, both the first comparator CMP41 and the second comparator CMP42 output a low level, NOR41 outputs a high level, and INV43 outputs a high level; the third comparator CMP43 and the fourth comparator CMP43 each output a high level, the NOR42 outputs a low level, and the INV42 outputs a high level; therefore, the XOR gate XOR41 outputs a low level, and the mode control signal EN-HWM output by the fourth not gate INV44 is a high level, controlling the delay control unit 132 and the differential logic unit 121 to be enabled.
When at least one of the VON0 and VOP0 is greater than Vref1 and at least one of the signals is less than Vref2, at least one of the first comparator CMP41 and the second comparator CMP42 outputs a high level, the NOR41 outputs a low level, and the INV43 outputs a low level; at least one of the third comparator CMP43 and the fourth comparator CMP43 outputs a high level, the NOR42 outputs a low level, and the INV42 outputs a high level; therefore, the XOR gate XOR41 outputs a high level, and the mode control signal EN-HWM output by the fourth not gate INV44 is a low level, controlling the delay control unit 132 and the differential logic unit 121 to be disabled.
When both of VON0 and VOP0 are greater than Vref2, both the first comparator CMP41 and the second comparator CMP42 output a high level, NOR41 outputs a low level, and INV43 outputs a low level; the third comparator CMP43 and the fourth comparator CMP43 each output a low level, the NOR42 outputs a high level, and the INV42 outputs a low level; therefore, the XOR gate XOR41 outputs a low level, and the mode control signal EN-HWM output by the fourth not gate INV44 is a high level, controlling the delay control unit 132 and the differential logic unit 121 to be enabled.
Because the amplitude of the input signal swings on both sides of the first reference voltage and the second reference voltage, the output lowest-delay control signal EN-HWM is easy to switch high and low levels frequently, so that the circuit state is switched too frequently, and the stability is reduced. To solve this problem, embodiments of the present invention further provide another comparison unit capable of avoiding frequent switching of the minimum relative delay amount.
Fig. 7 is a schematic structural diagram of a comparing unit 142b in a mode control module according to an embodiment of the invention.
In this embodiment, the reference generating unit of the mode control module 140 simultaneously generates the first offset reference voltage Vref1_ hys and the first reference voltage Vref1 corresponding to the first threshold, and Vref1_ hys > Vref 1.
On the basis of the embodiment shown in fig. 5b, in this embodiment, the first comparison path in the comparison unit 142c further includes: a first transmission gate TG1 and a second transmission gate TG 2. The input end of the first transmission gate TG1 is used for being connected with a first reference voltage Vref1, the control end of the first transmission gate TG1 is connected to the output end of the first NOT gate INV41, and the inverted control end of the first transmission gate TG1 is connected to the output end of the first NOT gate NOR 41; the input end of the second transmission gate TG2 is used for being connected to a first offset reference voltage Vref1_ hys, the control end of the second transmission gate TG2 is connected to the output end of the first NOR gate NOR41, and the inverted control end of the second transmission gate TG2 is connected to the output end of the first NOR gate INV 41; the positive input terminals of the first comparator CMP41 are connected to the differential signal VOP0 in the input signal, the positive input terminals of the second comparator CMP42 are respectively connected to the differential signal VON0 in the input signal, and the two negative input terminals are commonly connected to the output terminals of the first transmission gate TG1 and the second transmission gate TG 2.
When the differential logic unit 121 and the delay control unit 132 are controlled to be enabled, for example, when the input signal is 0, CMP41 and CMP42 both output a low level, NOR41 outputs a PO1N high level, INV41 outputs a PO1 low level, and INV43 outputs a mode control signal EN-HWM high level, and the second transmission gate TG2 is turned on; as the input signal gradually increases, until at least one of VOP0 or VON0 is greater than Vref1_ hys, the NOR41 output signal PO1N becomes low, the INV41 output signal PO1 becomes high, the INV43 output EN-HWM becomes low, the differential logic unit 121 and the delay control unit 132 are controlled to be disabled, the first transmission gate TG1 is turned on, the second transmission gate TG2 is kept off, the negative inputs of CMP41 and CMP42 are connected to the first reference voltage Vref1, and the magnitude of the subsequent input signal is compared with the first reference voltage Vref 1.
When the input signal is gradually reduced from being larger than Vref1-hys, as the second transmission gate TG2 is conducted, the reference voltage of CMP41 and CMP42 is Vref1, until the amplitude of the input signal is reduced to be smaller than Vref1, the output of CMP41 and CMP42 is changed into low level, PO1N is changed into high level, PO1 is changed into low level, and EN-HWM is changed into high level; at this time, the second transmission gate TG2 is opened, the first transmission gate TG1 is closed, and the subsequent signals are compared with the first offset reference voltages Vref 1-hys.
From the above analysis, when at least one of the input signals is gradually decreased from being greater than the first offset reference voltage, the subsequent input signals are compared with the smaller Vref 1; when at least one of the input signals is gradually increased from being less than Vref1, comparing the input signals with Vref1-hys with larger value; through setting different reference voltages for comparison in two processes of signal increase and signal decrease respectively, after the EN-HWM is switched, if the reverse change amplitude of the input signal is within the offset, the EN-HWM is not switched any more, thereby avoiding frequent switching of the EN-HWM.
Fig. 8 is a schematic structural diagram of a comparing unit 142c in a mode control module according to another embodiment.
The reference generating unit of the mode control module simultaneously generates a first offset reference voltage Vref1_ hys and a first reference voltage Vref1 corresponding to a first threshold and a second reference voltage Vref2 and a second offset reference voltage Vref2_ hys corresponding to the second threshold, wherein Vref1_ hys > Vref1 and Vref2_ hys > Vref 2.
On the basis of the embodiment of fig. 7, the comparing unit 142c further comprises a second comparing path for comparing the input signal with a second threshold value. The second comparison path further includes a third transmission gate TG3 and a fourth transmission gate TG 4. The input end of the third transmission gate TG3 is used for connecting a second reference voltage Vref2, the control end is connected to the output end of the second NOR gate NOR42, and the inverted control end is connected to the output end of the second NOR gate INV 42; an input end of the fourth transmission gate TG4 is used for being connected to a second offset reference voltage Vref2_ hys, a control end of the fourth transmission gate TG4 is connected to an output end of the second not gate INV42, and an inverted control end of the fourth transmission gate TG4 is connected to an output end of the second not gate NOR 42; a negative input terminal of the third comparator CMP43 is connected to the differential signal VOP0 in the input signal, a negative input terminal of the fourth comparator CMP44 is connected to the differential signal VON0 in the input signal, and two positive input terminals are commonly connected to output terminals of the third transmission gate TG3 and the fourth transmission gate TG 4.
In this embodiment, when the device is operated in a static state, for example, when the input signal is 0, the input signal is smaller than the first threshold, both CMP41 and CMP42 output a low level, PO1N is a high level, PO1 is a low level, the second transmission gate TG2 is controlled to be turned on, INV43 outputs a high level, and negative input terminals of CMP41 and CMP42 are connected to Vref 1-hys; the CMP43 and the CMP44 both output high level, PO2 is low level, PO2N is high level, the fourth transmission gate TG4 is controlled to be conducted, and the positive input ends of the CMP43 and the CMP44 are connected to Vref 2-hys; at this time, EN-HWM output by INV44 is high.
When the input signal is gradually increased until at least one of VOP0 or VON0 is larger than Vref1_ hys and at least one of VOP0 or VON0 is smaller than Vref2-hys, PO1N is changed to low level, PO1 is changed to high level, the first transmission transistors TG1 are controlled to be conducted, and the negative input terminals of CMP41 and CMP42 are connected to Vref 1; the outputs of both CMP43 and CMP44 remain at high, PO2 is low, PO2N is high, and the fourth transmission gate TG4 remains on; at this time, the EN-HWM signal output by the INV44 flips to the LOW level.
When the input signals are increased to be larger than Vref2-hys, PO1N is still at low level, PO1 is still at high level, and the first transmission gate TG1 is controlled to be conducted; the CMP3 and CMP4 output low level, PO2 becomes high level, PO2N is low level, the third transmission gate TG3 is controlled to be conducted, and the positive input ends of CMP43 and CMP44 are connected to Vref 2; at this time, the EN-HWM signal outputted from the INV44S is inverted to a high level, and is switched to the narrow pulse width modulation mode.
Similarly, when the input signal is reduced from being greater than Vref2-hys to being at least one way less than Vref2 and greater than Vref1, the EN-HWM signal is inverted to a low level; when the input signal continues to fall below Vref1, the EN-HWM signal again transitions high.
From the above analysis, it can be seen that when at least one of the input signals is gradually increased, the input signal is compared with Vref1-hys and Vref 2-hys; the input signal is compared to Vref1 and Vref2 as at least one of the input signals is tapered.
Please refer to fig. 9a and 9b, which are schematic waveforms of signals in a static operating state.
In the static initial state (please refer to fig. 9a), the input signal is smaller than the first threshold. In the initial state, the input signal is 0, and VO1 and VO2 are square wave signals with 50% duty ratio at the same timing. In the initial state, the add signal and the subtract signal are both low, the n-bit counting unit 1321 (see fig. 3) outputs the count value of 11 … … 1(n bits), the charging capacitance is the maximum, the VO3 delay is the maximum, and the pulse width of the output signal is the maximum.
Referring to fig. 5b, when the CLK2 (the clock frequency of the D flip-flop controlling the decrement signal) arrives at the second rising edge, the decrement signal flips to the high level, and the delay control unit 132 starts to adjust the delay amount of the VO3, when the output value of the counting unit 1321 gradually decreases to 00 … … 0(n bits), the switches SW 1-SWn are all turned off, and the capacitance of the charging capacitor 1322b is the smallest, i.e., C0; accordingly, the pulse widths of GTA and GTB (corresponding to VOP and VON) are from t0Down to a minimum value tn defined by the charging capacitance C0; thereafter, the output 000 … … 0 of the counting unit 1321 remains unchanged, so the pulse widths of VOP and VON are always at a minimum. In other embodiments, in the process of gradually decreasing the output value of the counting unit 1321 to 000 … … 0, when the dead time of the driving output units 122a and 122b is greater than or equal to the pulse width of a certain gear, the output pulse width is decreased to 0, and in two cycles of the CLK1 clock, the pulse width detection unit 131 does not detect a pulse, the add signal changes to a high level, the subtract signal changes to a low level, the counting unit 1321 controls the switching circuit to increase the charging capacitance value, the delay is increased, so that the pulse width of the output signal reappears, and then the pulse width is controlled to decrease to a minimum value.
And when the input signal is greater than 0, entering a dynamic working state, including a small signal input state and a large signal input state. When the small signal is in the input state, that is, the input signal is greater than the first threshold and less than the second threshold, the mode control signal EN-HWM control circuit output by the mode control module 140 does not adjust the pulse width, so that the pulse width when the small signal is input is greater than the minimum pulse width during the static operation, and at this time, even if the dead zone of the driving output units 122a and 122b exists, it can be ensured that the pulses exist in the VON and VOP all the time, thereby reducing the distortion of the small signal; and in a large signal input state, the input signal is greater than the second threshold value, the EN-HWM is output again through the mode control module, the delay control unit 132 and the differential logic unit 121 are controlled to perform narrow pulse width modulation on the pulse width, and the pulse widths of VON and VOP are reduced, so that the power consumption is further reduced.
Fig. 10 is a schematic structural diagram of a class D audio amplifier according to another embodiment of the present invention.
In this embodiment, the pulse width adjusting module 130 further includes: a fixed delay unit 134, configured to delay the first pulse-width-modulated signal VO1 by a fixed amount to form a first delayed signal VO 4. The delay control unit 132 is configured to delay the second pulse-width-modulated signal VO1 by a variable amount, so as to achieve variable adjustment of a relative delay amount between the first delayed signal VO4 and the second delayed signal VO 3.
By delaying VO1 and VO2 by fixed delay unit 134 and delay control unit 132, respectively, it is possible to make the two branches as symmetric as possible, reducing signal distortion due to mismatch factors introduced by delaying VO1 only. By adjusting the delay amount of the delay control unit 132 for the signal VO1, the delay amount between the signal VO3 and the signal VO4 is adjusted.
The fixed delay unit 124 is also connected to the mode control module 140, and the enable state of the fixed delay unit 134 is controlled by the mode control signal EN-HWM output by the mode control module 140 to control whether the fixed delay unit 124 delays the signal.
Please refer to fig. 11, which is a schematic diagram of waveforms of signals of the class D audio amplifier with the structure shown in fig. 10 in a static operating state.
In the static operating state, both the differential logic unit 121 and the delay control unit 132 are enabled. In this embodiment, VO4 has a fixed amount of retardation relative to VO 1; and VO3 is gradually decreased with respect to the amount of delay of VO2 such that the amount of relative delay between VO3 and VO4 is gradually decreased to T1. After performing a differential operation on the signals VO4 and VO3, signals GTA and GTB are obtained, and both pulse widths are gradually reduced to a minimum pulse width tn determined by a minimum value T1 of the relative delay amount.
Fig. 12 is a schematic structural diagram of a fixed delay unit according to an embodiment of the invention.
In this embodiment, the fixed delay unit 134 includes: a second selection switch X2, and a stationary control circuit, the stationary control circuit comprising: current source Ib0And a PMOS transistor MP10～MP40NMOS transistor MN10～MN30。
The second selection switch X2 has an input terminal connected to the first pwm signal VO1, an output terminal directly connected to the output terminal of the delay control unit 134, and another output terminal connected to the fixed control circuit. The second selection switch X2 is switched to a conduction path by the mode control signal EN-HWM. In this embodiment, when the mode control signal EN-HWM is high, the fixed delay control unit 134 is enabled, and VO1 is input to the fixed control circuit; when the mode control signal EN-HWM is low, the delay control unit 134 is disabled and VO1 is directly outputted to the output of VO 4.
When EN-HWM is high, the first pulse width modulation signal VO1 passes through MP40And MN10The formed inverter is coupled to the fixed capacitor Cm, and when the inverter outputs a high level, the fixed capacitor Cm is charged; and when the inverter outputs a low level, discharging the fixed capacitor Cm. The fixed capacitor Cm is charged to form a signal which is delayed from the VO1 and is inverted with respect to the VO1, and then the signal is output as a fixed delay signal VO4 which is obtained by delaying the pulse of the VO1 through an inverter INV 5.
The current source Ib0By MP10And MP20Composed current mirror, and MN20And MN30A current mirror configured to provide power to the MP40And MN10An inverter configured to supply a charging current to the fixed capacitor Cm. The larger the charging current, the shorter the charging time, and the smaller the delay amount of VO4 with respect to VO 1. In this embodiment, the current source Ib0And fixed capacitance Cm are held fixed so that there is a fixed amount of delay between VO4 and VO 1.
The embodiment of the invention also provides electronic equipment with the class-D audio amplifier, wherein the class-D audio amplifier can adaptively adjust the pulse width according to the output signal, so that the output signal is ensured to have pulse output all the time, the problems of bottom noise and distortion are reduced, the pulse width can be reduced as much as possible, and the power consumption of the electronic equipment is reduced under certain application conditions.
The embodiment of the invention also provides a self-adaptive pulse width adjusting method.
Fig. 13 is a flowchart illustrating an adaptive pulse width adjusting method according to an embodiment of the invention.
The self-adaptive pulse width adjusting method comprises the following steps:
in step S1301, the input signal is pulse width modulated to generate a first pulse width modulated signal and a second pulse width modulated signal.
The input signal may be a pair of differential signals, such as analog audio signals. The pulse width modulation comprises: performing integral operation on the pair of differential signals and outputting two amplified signals; the two amplified signals are respectively compared with the modulation signal through a comparator to generate a first pulse width modulation signal and a second pulse width modulation signal.
The modulation signal is typically a triangular wave having a particular frequency and level value. When the level of the amplified signal exceeds the signal level of the triangular wave, the comparator outputs a high level; when the level of the amplified signal is lower than the signal level of the triangular wave, the comparator outputs a low level; therefore, the output first pulse width modulation signal and the output second pulse width modulation signal are both modulated square wave signals with certain duty ratio. In other embodiments, the modulation signal may also be a waveform signal with a periodic rising and falling slope, such as a sawtooth wave or a sinusoidal half wave. The frequency of the modulation signal is usually 400KHz to 800KHz, which is much higher than the frequency of the signal to be modulated.
Step S1302: and judging whether to adjust the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the amplitude of the input signal.
If the input signal is smaller than a first threshold value, adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal; and if the input signal is greater than or equal to the first threshold value, keeping the relative delay amount unchanged.
Since the input signal power is related to the input signal amplitude, the detection of the input signal amplitude can be used to determine whether the input signal exceeds the first threshold. In one embodiment, a first reference voltage corresponding to the first threshold is provided, the input signal is compared to the first reference voltage; when the input signal is smaller than the first reference voltage, adjusting the relative delay amount; when the input signal is greater than or equal to the first reference voltage, the relative delay amount is kept unchanged. In other embodiments, a first offset reference voltage corresponding to the first threshold is provided, the first offset reference voltage being greater than the first reference voltage; the input signal is compared to the first offset reference voltage as the input signal increases and to the first reference voltage as the input signal decreases.
In another embodiment, the method of controlling the minimum value of the relative delay amount further comprises adjusting the relative delay amount when the input signal is greater than the second threshold. Specifically, a first reference voltage corresponding to the first threshold value and a second reference voltage corresponding to the second threshold value are provided; comparing the input signal to the first and second reference voltages; when the input signal is smaller than the first reference voltage, the relative delay amount needs to be adjusted; when the input signal is greater than or equal to the first reference voltage and smaller than the second reference voltage, the relative delay amount does not need to be adjusted; when the input signal is greater than or equal to the second reference voltage, the relative delay amount needs to be adjusted.
In order to avoid frequent switching of the adjustment mode for the above relative delay amount, in some embodiments, a first offset reference voltage corresponding to the first threshold and a second offset reference voltage corresponding to the second threshold are further provided, the first offset reference voltage is greater than the first reference voltage, and the second offset reference voltage is greater than the second reference voltage; the input signal is compared with the first offset reference voltage and the second offset reference voltage when the input signal is gradually increased, and compared with the first reference voltage and the second reference voltage when the input signal is gradually decreased.
If the determination in step S1302 is yes, step S1303 is executed to adjust a relative delay amount between the second pwm signal and the first pwm signal according to the first output signal and the second output signal output to the load, so as to form a corresponding first delay signal and a corresponding second delay signal.
In step S1303, the method for controlling the relative delay amount includes: performing level conversion on the first output signal and the second output signal to form a first conversion signal and a second conversion signal; detecting whether the first conversion signal and the second conversion signal have pulses or not, and outputting corresponding control signals; and adjusting the relative delay amount according to the control signal. If no pulse is detected in the first output signal and the second output signal, increasing the delay amount and increasing the pulse width of the first output signal and the second output signal; if the pulse is detected, reducing the delay amount and reducing the pulse width of the first output signal and the second output signal; therefore, the pulse of the first output signal and the pulse of the second output signal are always limited to be close to the minimum pulse width, so that the first output signal and the second output signal are ensured to have pulse output, the problems of noise and distortion are reduced, the width of the pulse can be reduced as much as possible, and the power consumption is reduced.
And, the first output signal and the second output signal that are finally output to the load end by the D-type audio amplifier are detected to judge whether pulses exist, and the final output signal is not lost or eliminated by the dead zone of the output driving module before being applied to the load, so that the output pulse width of the first output signal and the second output signal can be reduced as much as possible without worrying about the phenomenon of no output due to the small pulse width.
In some embodiments, the second pwm signal is adjusted by a control circuit, the control circuit includes a charge/discharge structure, and the second pwm signal is delayed by charging or discharging the charge/discharge structure to output a second delayed signal. The delay amount is adjusted by controlling the charging time, and the longer the charging time is, the larger the delay amount is. In step S1304, the minimum value of the relative delay amount may be controlled by controlling the minimum value of the charging time, and specifically, the minimum value of the relative delay amount may be controlled by controlling the minimum charging capacitance value and/or the maximum charging current value.
In some embodiments, the charging time may be adjusted by a count value of a counter. Specifically, the delay amount may be adjusted by changing a count value of a counter according to the detection result. Specifically, when there is no pulse, the count value is increased to gradually increase the delay amount and increase the pulse width; when there is a pulse, the count value is decreased to gradually decrease the delay amount and decrease the pulse width. The delay amount may be adjusted by adjusting a charging capacitance value and/or a charging current between the second pwm signal output terminal and a ground terminal by the count value. The larger the charging capacitance value is, the longer the charging time is, the larger the delay amount is, and the output pulse width is increased; the smaller the charging capacitance value is, the shorter the charging time is, the smaller the delay amount is, and the output pulse width is reduced. The larger the charging current is, the shorter the charging time is, the smaller the delay amount is, and the output pulse width is reduced; the smaller the charging current is, the longer the charging time is, the larger the delay amount is, and the output pulse width increases. The count value may be an n-bit binary signal, thereby implementing 2nA control quantity can be generated as 2nCharging current, or 2nA charging capacitance value. The adjustment of the charging current can be realized by a plurality of current sources which can be selectively connected in parallel, and the adjustment of the charging current is realized by selecting one or more current sources suitable for being connected into the circuit through the counting value. The adjustment of the charging capacitance can be performed by a plurality of capacitorsAnd selecting one or more proper capacitors to access the circuit through the count value to realize the adjustment of the charging capacitor.
In other embodiments, a fixed amount of delay may be further applied to the first pulse width modulated signal.
And after the step S1303, continuing to execute a step S1304 of performing differential operation on the first delay signal and the second delay signal to generate two paths of differential operation signals, and performing power amplification on the two paths of differential operation signals to generate a first output signal and a second output signal which are output to a load, wherein pulse widths of the first output signal and the second output signal are changed along with the relative delay amount.
If not, in step S1302, a step S1305 is executed to maintain the relative delay amount between the second pwm signal and the first pwm signal unchanged, and perform power amplification to generate a first output signal and a second output signal for output to a load.
The hybrid modulation method switches the pulse width modulation mode of the audio signal according to the amplitude of the input signal, realizes dynamic adjustment of the pulse width of the input signal, ensures that the output signal has pulse output all the time, thereby reducing the problems of bottom noise and distortion, and can reduce the pulse width as much as possible, thereby reducing the power consumption of electronic equipment.
The above-mentioned embodiments are only examples of the present application, and not intended to limit the scope of the present application, and all equivalent structures or equivalent flow transformations made by the contents of the specification and the drawings, such as the combination of technical features between the embodiments and the direct or indirect application to other related technical fields, are also included in the scope of the present application.

Claims (22)

1. A class D audio amplifier, comprising:
the pulse width modulation module is used for performing pulse width modulation on an input signal and outputting a first pulse width modulation signal and a second pulse width modulation signal, wherein the input signal comprises two paths of differential signals;
the pulse width adjusting module is used for adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the first output signal and the second output signal output to a load in an enabling state, and outputting the corresponding first delay signal and the second delay signal to the driving module; and/or in a non-enabled state, maintaining the second pulse width modulation signal and the first pulse width modulation signal unchanged, and outputting the second pulse width modulation signal and the first pulse width modulation signal to a driving module;
the driving module comprises a differential logic unit and a driving output unit, wherein the differential logic unit is used for carrying out differential operation on input signals in an enabling state and outputting two paths of differential operation signals to the driving output unit; and/or keeping the waveform of the input signal unchanged in a non-enabled state and outputting the input signal to the driving output unit; the driving output unit is used for performing power amplification on the output signal of the differential logic unit and outputting the first output signal and the second output signal;
and the mode control module is used for outputting a mode control signal to the pulse width adjusting module and the driving module according to the amplitude of the input signal so as to control the working states of the pulse width adjusting module and the differential logic unit.
2. The class-D audio amplifier according to claim 1, wherein the mode control module is configured to output a corresponding mode control signal when the amplitudes of the two signals in the input signal are both smaller than a first threshold, and control the differential logic unit and the pulse width adjustment module to be in an enabled state; and/or when the amplitude of at least one path of signals in the input signals is larger than or equal to a first threshold value, outputting corresponding mode control signals, and controlling the differential logic unit and the pulse width adjusting module to be in a non-enabled state.
3. The class D audio amplifier according to claim 2, wherein the mode control module comprises a reference generation unit and a comparison unit; the reference generating unit is used for generating a first reference voltage corresponding to the first threshold value; the comparison unit is used for comparing the input signal with the first reference voltage and outputting a corresponding mode control signal according to a comparison result.
4. The class D audio amplifier according to claim 3, wherein the comparing unit comprises a first comparator, a second comparator, a first nor gate, a first not gate and a third not gate; two negative input ends of the first comparator and the second comparator are simultaneously connected to a first reference voltage, two positive input ends of the first comparator and the second comparator are respectively connected to two differential signals in the input signals, output ends of the first comparator and the second comparator are respectively connected to the input end of the first NOR gate, and the output end of the first NOR gate is sequentially connected with the first NOR gate and the second NOR gate.
5. The class D audio amplifier of claim 3 or4, wherein the reference unit is further configured to generate a first offset reference voltage corresponding to the first threshold, the first offset reference voltage being greater than the first reference voltage; the comparison unit is used for controlling the subsequent input signals to be compared with the first reference voltage when the amplitude of at least one path of signals in the input signals is gradually reduced from being larger than the first offset reference voltage, and controlling the subsequent input signals to be compared with the first offset reference voltage when the amplitude of at least one path of signals in the input signals is gradually increased from being smaller than the first reference voltage.
6. The class D audio amplifier of claim 4, wherein the comparison unit further comprises a first transmission gate, a second transmission gate; the input end of the first transmission gate is used for being connected with the first reference voltage, the control end of the first transmission gate is connected to the output end of the first not gate, and the inverted control end of the first transmission gate is connected to the output end of the first not gate; the input end of the second transmission gate is used for being connected to a first offset reference voltage, the control end of the second transmission gate is connected to the output end of the first NOR gate, and the inverted control end of the second transmission gate is connected to the output end of the first NOR gate; two negative input ends of the first comparator and the second comparator are connected to the output ends of the first transmission gate and the second transmission gate in common; wherein the first offset reference voltage corresponds to the first threshold and is greater than the first reference voltage.
7. The class-D audio amplifier according to claim 2, wherein the mode control module is further configured to output a corresponding mode control signal when the amplitudes of the two paths of signals in the input signal are both greater than a second threshold value, so as to control both the differential logic unit and the pulse width adjustment module to be in an enable state; the second threshold is greater than the first threshold.
8. The class D audio amplifier according to claim 7, wherein the mode control module comprises a reference generation unit and a comparison unit; the reference generating unit is used for generating a first reference voltage corresponding to the first threshold value and a second reference voltage corresponding to a second threshold value; the comparison unit is used for comparing the input signal with the first reference voltage and the second reference voltage and outputting a corresponding mode control signal according to a comparison result.
9. The class D audio amplifier of claim 8, wherein the reference generating unit is further configured to generate a second offset reference voltage corresponding to a second threshold, the second offset reference voltage being greater than the second reference voltage; the comparison unit is used for controlling the subsequent input signal to be compared with the second reference voltage when the amplitude of at least one path of signal in the input signals is gradually reduced from being larger than the second offset reference voltage, and controlling the subsequent input signal to be compared with the second offset reference voltage when the amplitude of at least one path of signal in the input signals is gradually increased from being smaller than the second reference voltage.
10. The class D audio amplifier of claim 8, wherein the comparing unit further comprises a first comparing path, a second comparing path, and an exclusive nor circuit; the first comparison path includes: the two negative input ends of the first comparator and the second comparator are simultaneously connected to a first reference voltage, the two positive input ends of the first comparator and the second comparator are respectively connected to two differential signals in the input signals, the output ends of the first comparator and the second comparator are connected to the input end of the first NOR gate, and the output end of the first NOR gate is sequentially connected with the first NOR gate and the third NOR gate; the second compare path includes: the two positive input ends of the third comparator and the fourth comparator are simultaneously connected to a second reference voltage, the two negative input ends of the third comparator and the fourth comparator are respectively connected to two differential signals in the input signals, the output ends of the third comparator and the fourth comparator are both connected to the input end of the second NOR gate, and the output end of the second NOR gate is connected to the input end of the second NOR gate; the output ends of the first NOT gate and the second NOT gate are connected to the input end of the XOR not circuit, and the output end of the XOR not circuit is used for outputting the mode control signal.
11. The class D audio amplifier of claim 10, wherein the first comparison path of the comparison unit further comprises a first transmission gate and a second transmission gate, the input terminal of the first transmission gate is connected to the first reference voltage, the control terminal is connected to the output terminal of the first not gate, and the inverted control terminal is connected to the output terminal of the first nor gate; the input end of the second transmission gate is used for being connected to a first offset reference voltage, the control end of the second transmission gate is connected to the output end of the first NOR gate, and the inverted control end of the second transmission gate is connected to the output end of the first NOR gate; two negative input ends of the first comparator and the second comparator are connected to the output ends of the first transmission gate and the second transmission gate in common; the second comparison path further comprises a third transmission gate and a fourth transmission gate, wherein the input end of the third transmission gate is used for being connected to the second reference voltage, the control end of the third transmission gate is connected to the output end of the second NOR gate, and the inverted control end of the third transmission gate is connected to the output end of the second NOR gate; the input end of the fourth transmission gate is used for being connected to a second offset reference voltage, the control end of the fourth transmission gate is connected to the output end of the second not gate, and the inverted control end of the fourth transmission gate is connected to the output end of the second not gate; wherein the first offset reference voltage corresponds to a first threshold and is greater than the first reference voltage; the second offset reference voltage corresponds to a second threshold and is greater than the second reference voltage.
12. The class D audio amplifier of claim 1, wherein the pulse width adjustment module comprises:
the pulse width detection unit is used for detecting whether pulses exist in the first output signal and the second output signal or not and outputting corresponding pulse width control signals;
and the delay control unit is controlled by the mode control signal to enter an enabling state or not, and is used for adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the pulse width control signal in the enabling state and/or directly outputting the received second pulse width modulation signal to the driving module in the non-enabling state.
13. A method of hybrid modulation for a class D audio amplifier, comprising:
performing pulse width modulation on an input signal to generate a first pulse width modulation signal and a second pulse width modulation signal;
judging whether to adjust the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the amplitude of the input signal;
if so, adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to a first output signal and a second output signal output to a load to form a corresponding first delay signal and a second delay signal; after the first delay signal and the second delay signal are subjected to differential operation to generate two paths of differential operation signals, the two paths of differential operation signals are subjected to power amplification to generate a first output signal and a second output signal which are output to a load, and the pulse widths of the first output signal and the second output signal are changed along with the relative delay amount; and/or the presence of a gas in the gas,
if not, keeping the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal unchanged, carrying out power amplification on the first pulse width modulation signal and the second pulse width modulation signal, and generating a first output signal and a second output signal which are output to a load.
14. The hybrid modulation method according to claim 13, wherein if the amplitudes of both signals in the input signals are smaller than a first threshold, the relative delay amount between the second pwm signal and the first pwm signal is adjusted; and/or if the amplitude of at least one path of signals in the input signals is larger than the first threshold value, keeping the relative delay amount unchanged.
15. The hybrid modulation method according to claim 14, wherein the method of determining whether to adjust the relative delay amount between the second pwm signal and the first pwm signal further comprises: providing a first reference voltage corresponding to the first threshold, comparing the input signal with the first reference voltage; when the amplitudes of two paths of signals in the input signals are smaller than the first reference voltage, adjusting the relative delay amount; and/or when the amplitude of at least one path of signals in the input signals is greater than or equal to the first reference voltage, keeping the relative delay amount unchanged.
16. The hybrid modulation method according to claim 15, wherein the method of determining whether to adjust the relative delay amount between the second pwm signal and the first pwm signal further comprises: providing a first offset reference voltage corresponding to the first threshold, the first offset reference voltage being greater than the first reference voltage; when the amplitude of at least one of the input signals is gradually reduced from being larger than the first offset reference voltage, the subsequent input signal is controlled to be compared with the first reference voltage, and when the amplitude of at least one of the input signals is gradually increased from being smaller than the first reference voltage, the subsequent input signal is controlled to be compared with the first offset reference voltage.
17. The hybrid modulation method according to claim 14, wherein the method of determining whether to adjust the relative delay amount further comprises: and when the amplitudes of the two paths of signals in the input signals are larger than the second threshold value, adjusting the relative delay amount.
18. The hybrid modulation method according to claim 17, wherein the method of determining whether to adjust the relative delay amount comprises: providing a first reference voltage corresponding to the first threshold value and a second reference voltage corresponding to a second threshold value; comparing the input signal to the first and second reference voltages; when the amplitudes of two paths of signals in the input signals are smaller than the first reference voltage, adjusting the relative delay amount; when the amplitude of at least one path of signals in the input signals is greater than or equal to the first reference voltage and smaller than the second reference voltage, keeping the relative delay amount unchanged; and when the amplitudes of the two paths of signals in the input signals are both larger than or equal to the second reference voltage, adjusting the relative delay amount.
19. The hybrid modulation method according to claim 18, further comprising: providing a first offset reference voltage corresponding to the first threshold, a second offset reference voltage corresponding to the second threshold, the first offset reference voltage being greater than the first reference voltage, the second offset reference voltage being greater than the second reference voltage; when the amplitude of at least one path of signals in the input signals is gradually reduced from being larger than the first offset reference voltage, controlling the subsequent input signals to be compared with the first reference voltage; when the amplitude of at least one path of signals in the input signals is gradually increased from being smaller than the first reference voltage, controlling the comparison between the subsequent input signals and the first offset reference voltage; and when the amplitude of at least one of the input signals is gradually increased from being smaller than the second reference voltage, the subsequent input signal is controlled to be compared with the second offset reference voltage.
20. The hybrid modulation method according to claim 13, wherein the method of adjusting the relative delay amount between the second pulse width modulation signal and the first pulse width modulation signal according to the first output signal and the second output signal output to the load comprises: performing level conversion on the first output signal and the second output signal to form a first conversion signal and a second conversion signal; detecting whether the first conversion signal and the second conversion signal have pulses or not and outputting corresponding pulse width control signals; and adjusting the relative delay amount according to the pulse width control signal.
21. The hybrid modulation method according to claim 13, wherein the method of adjusting the relative delay amount further comprises: and delaying the first pulse width modulation signal by a fixed amount to form the first delayed signal.
22. An electronic device, comprising: a class D audio amplifier according to any of claims 1 to 12.
CN202110043841.0A 2021-01-13 2021-01-13 Class D audio amplifier, mixed modulation method thereof and electronic equipment Active CN112865731B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110043841.0A CN112865731B (en) 2021-01-13 2021-01-13 Class D audio amplifier, mixed modulation method thereof and electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110043841.0A CN112865731B (en) 2021-01-13 2021-01-13 Class D audio amplifier, mixed modulation method thereof and electronic equipment

Publications (2)

Publication Number Publication Date
CN112865731A true CN112865731A (en) 2021-05-28
CN112865731B CN112865731B (en) 2023-03-24

Family

ID=76003504

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110043841.0A Active CN112865731B (en) 2021-01-13 2021-01-13 Class D audio amplifier, mixed modulation method thereof and electronic equipment

Country Status (1)

Country Link
CN (1) CN112865731B (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113411072A (en) * 2021-07-13 2021-09-17 上海艾为电子技术股份有限公司 Pulse width modulation module, audio power amplifier circuit and electronic equipment
WO2024011928A1 (en) * 2022-07-15 2024-01-18 圣邦微电子（北京）股份有限公司 Pulse width modulation circuit for out of audio signal

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4412185A (en) * 1980-07-04 1983-10-25 The Marconi Company Limited Feedforward amplifiers
US6373955B1 (en) * 1995-03-31 2002-04-16 1... Limited Loudspeakers
CN103795438A (en) * 2014-03-06 2014-05-14 上海交通大学 Ultra wide band radio-frequency signal generating method and device based on double driving modulators
CN111628728A (en) * 2020-05-21 2020-09-04 上海艾为集成电路技术有限公司 Audio modulation circuit and electronic equipment
CN111740713A (en) * 2020-05-21 2020-10-02 上海艾为集成电路技术有限公司 Audio frequency modulation method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4412185A (en) * 1980-07-04 1983-10-25 The Marconi Company Limited Feedforward amplifiers
US6373955B1 (en) * 1995-03-31 2002-04-16 1... Limited Loudspeakers
CN103795438A (en) * 2014-03-06 2014-05-14 上海交通大学 Ultra wide band radio-frequency signal generating method and device based on double driving modulators
CN111628728A (en) * 2020-05-21 2020-09-04 上海艾为集成电路技术有限公司 Audio modulation circuit and electronic equipment
CN111740713A (en) * 2020-05-21 2020-10-02 上海艾为集成电路技术有限公司 Audio frequency modulation method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113411072A (en) * 2021-07-13 2021-09-17 上海艾为电子技术股份有限公司 Pulse width modulation module, audio power amplifier circuit and electronic equipment
WO2024011928A1 (en) * 2022-07-15 2024-01-18 圣邦微电子（北京）股份有限公司 Pulse width modulation circuit for out of audio signal

Also Published As

Publication number Publication date
CN112865731B (en) 2023-03-24

Similar Documents

Publication Publication Date Title
US7385444B2 (en) Class D amplifier
US8823343B2 (en) Power amplifying circuit, DC-DC converter, peak holding circuit, and output voltage control circuit including the peak holding circuit
US7295063B2 (en) Class D amplifier
US9065401B2 (en) Amplification systems and methods with noise reductions
US9369096B2 (en) Amplification systems and methods with one or more channels
WO2022151840A1 (en) Class d audio amplifier and adaptive pulse width adjustment method therefor, and electronic device
TWI385914B (en) Low distortion switching amplifier circuits and methods
CN112865731B (en) Class D audio amplifier, mixed modulation method thereof and electronic equipment
JP4566566B2 (en) Power amplifier
JPWO2010067823A1 (en) Class D power amplifier
US7825725B2 (en) Class D amplifier
CN211405976U (en) Audio amplifier and integrated circuit
CN112886933B (en) Class D audio amplifier, adaptive pulse width adjusting method thereof and electronic equipment
US7545207B2 (en) Control circuit and method for a switching amplifier
US7990211B2 (en) Class D amplifier circuit
US6956431B2 (en) Pulse width modulation amplifier
US7388426B2 (en) Control circuit and method for a switching amplifier
US7986179B2 (en) Circuit and method for reducing popping sound
US10868498B2 (en) Pulse blanking in an amplifier
JP4955580B2 (en) Switching amplifier
US10298247B1 (en) Modulators
JP2013157847A (en) Triangular wave generation circuit and class d amplifier
CN202535324U (en) Switch circuit
JP4466695B2 (en) Class D amplifier circuit
JP2022051329A (en) Class D amplifier

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant