CN112859525B - Photoetching correction method - Google Patents

Photoetching correction method Download PDF

Info

Publication number
CN112859525B
CN112859525B CN201911179951.9A CN201911179951A CN112859525B CN 112859525 B CN112859525 B CN 112859525B CN 201911179951 A CN201911179951 A CN 201911179951A CN 112859525 B CN112859525 B CN 112859525B
Authority
CN
China
Prior art keywords
sample
depth
photoetching
target
actual
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201911179951.9A
Other languages
Chinese (zh)
Other versions
CN112859525A (en
Inventor
刘京
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Changxin Memory Technologies Inc
Original Assignee
Changxin Memory Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Changxin Memory Technologies Inc filed Critical Changxin Memory Technologies Inc
Priority to CN201911179951.9A priority Critical patent/CN112859525B/en
Publication of CN112859525A publication Critical patent/CN112859525A/en
Application granted granted Critical
Publication of CN112859525B publication Critical patent/CN112859525B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70491Information management, e.g. software; Active and passive control, e.g. details of controlling exposure processes or exposure tool monitoring processes
    • GPHYSICS
    • G03PHOTOGRAPHY; CINEMATOGRAPHY; ANALOGOUS TECHNIQUES USING WAVES OTHER THAN OPTICAL WAVES; ELECTROGRAPHY; HOLOGRAPHY
    • G03FPHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES, e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTOR DEVICES; MATERIALS THEREFOR; ORIGINALS THEREFOR; APPARATUS SPECIALLY ADAPTED THEREFOR
    • G03F7/00Photomechanical, e.g. photolithographic, production of textured or patterned surfaces, e.g. printing surfaces; Materials therefor, e.g. comprising photoresists; Apparatus specially adapted therefor
    • G03F7/70Microphotolithographic exposure; Apparatus therefor
    • G03F7/70483Information management; Active and passive control; Testing; Wafer monitoring, e.g. pattern monitoring
    • G03F7/70491Information management, e.g. software; Active and passive control, e.g. details of controlling exposure processes or exposure tool monitoring processes
    • G03F7/70508Data handling in all parts of the microlithographic apparatus, e.g. handling pattern data for addressable masks or data transfer to or from different components within the exposure apparatus

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

The invention relates to a photoetching correction method, which comprises the following steps: providing a wafer to be photoetched, wherein the wafer to be photoetched is internally provided with shallow trench isolation; acquiring the actual depth of shallow trench isolation in a wafer to be photoetched; comparing the actual depth of the shallow trench isolation with the target depth to obtain a depth deviation value; and compensating the photoetching parameters according to the depth deviation amount so as to correct photoetching. The photoetching correction method can avoid the influence of the shallow trench isolation depth deviation on the photoetching precision, so that the photoetched graph structure is more accurate, the reworking times are reduced, the production efficiency is improved, and the production cost is saved.

Description

Photoetching correction method
Technical Field
The invention relates to the field of semiconductor manufacturing, in particular to a photoetching correction method.
Background
Integrated Circuits (ICs), or microcircuits, microchips, chips, and chips, are a way to miniaturize circuits (including primarily semiconductor devices, including passive components, etc.) in electronics, and are often fabricated on the surface of semiconductor wafers. In the integrated circuit manufacturing process, a photolithography process is commonly used, and the photolithography refers to a technique of transferring a pattern on a mask onto a wafer by means of a photoresist (also called a photoresist) under the action of light. A general photolithography process includes steps of wafer surface cleaning and drying, spin-coating a photoresist, soft baking, alignment exposure, post-baking, developing, hard baking, etching, and inspection. However, the actual feature size of the patterned structure is always deviated from the target feature size, and no one has found the reason for the deviation. Therefore, a technique capable of controlling the deviation of the photolithography process is required.
Disclosure of Invention
Based on this, the present invention provides a photolithography correction method for solving the above problems.
The invention provides a photoetching correction method, which comprises the following steps: providing a wafer to be photoetched, wherein the wafer to be photoetched is internally provided with shallow trench isolation; acquiring the actual depth of the shallow trench isolation in the wafer to be photoetched; comparing the actual depth of the shallow trench isolation with the target depth to obtain a depth deviation value; and compensating the photoetching parameters according to the depth deviation amount so as to correct photoetching.
The photoetching correction method can avoid the influence of the shallow trench isolation depth deviation on the photoetching precision, so that the photoetched graph structure is more accurate, the reworking times are reduced, the production efficiency is improved, and the production cost is saved.
In one embodiment, determining the lithography parameter compensation amount according to the depth deviation amount comprises: providing a target sample wafer and a plurality of sample wafer sets, wherein the target sample wafer is provided with shallow trench isolation with a sample target depth, and each sample wafer set comprises a plurality of sample wafers with the same sample actual depth and shallow trench isolation; obtaining the actual depth of the sample of the shallow trench isolation in the sample wafers in each sample wafer set, and comparing the actual depths of a plurality of samples with the target depth of the sample to obtain a plurality of sample depth deviation values; photoetching the target sample wafer by using the actual photoetching parameters of the sample to form a target pattern structure; obtaining a sample target characteristic size of the target graph structure; randomly selecting 1 sample wafer set, carrying out photoetching on each sample wafer in the sample wafer set by using different photoetching parameters to form a graph structure, obtaining the actual characteristic size of a sample of the graph structure, selecting the actual characteristic size of the sample closest to the target characteristic size of the sample, taking the photoetching parameter corresponding to the actual characteristic size of the sample closest to the target characteristic size of the sample as the target photoetching parameter of the sample, and comparing the target photoetching parameter of the sample with the actual photoetching parameter of the sample to obtain the compensation quantity of the photoetching parameter of the sample; repeating the previous step for a plurality of times to obtain a plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities, determining the relationship between the photoetching parameter compensation quantities and the depth deviation quantities based on the obtained plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities, and then determining the photoetching parameter compensation quantities according to the depth deviation quantities.
In one embodiment, a relation between the lithography parameter compensation amount and the depth deviation amount is determined based on a plurality of obtained sample lithography parameter compensation amounts and the corresponding sample depth deviation amounts.
In one embodiment, determining the relationship between the lithography parameter compensation amount and the depth deviation amount comprises: and presetting a function relation, wherein the function relation comprises a constant variable, and the obtained a plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities are brought into the function relation to determine the constant variable so as to determine the relation between the photoetching parameter compensation quantities and the depth deviation quantities.
In one embodiment, the target depth determination method includes: providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer; obtaining the actual sample depth of the shallow trench isolation in each sample wafer; photoetching a plurality of sample wafers under the same condition to form a pattern structure; acquiring the actual characteristic size of a sample of each graph structure; and selecting the sample actual characteristic size closest to the sample target characteristic size, and taking the sample actual depth corresponding to the sample actual characteristic size closest to the sample target characteristic size as the target depth.
In one embodiment, the target depth is between 200nm and 600 nm.
In one embodiment, when the depth deviation amount is greater than or equal to 10%, the lithography parameter is compensated according to the depth deviation amount. When the depth deviation amount is more than or equal to 10%, the photoetching parameters are compensated according to the characteristic dimension deviation amount, so that the characteristic dimension of the photoetched graph structure can be ensured to be in an effective range, the photoetching correction times can be reduced, and the production efficiency is improved.
In one embodiment, when the depth deviation is greater than 0, the lithographic parameter is compensated for according to the depth deviation. When the depth deviation is larger than 0, the photoetching parameters are compensated according to the characteristic dimension deviation, so that the characteristic dimension of the photoetched graph structure is more accurate, and the influence of the shallow trench isolation depth deviation on the photoetching precision is completely avoided.
In one embodiment, the lithography parameters include one or more of exposure energy, exposure time, and focus.
In one embodiment, determining the characteristic-size deviation amount from the depth deviation amount comprises: providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer; obtaining the depth of the shallow trench isolation in each sample wafer; photoetching a plurality of sample wafers under the same condition to form a pattern structure; acquiring the characteristic size of each graph structure; randomly selecting two sample wafers, determining a sample depth deviation amount according to the difference of depths in the two sample wafers, and determining a sample characteristic size deviation amount according to the difference of actual characteristic sizes of the graph structures in the two sample wafers; repeating the previous step for a plurality of times to obtain a plurality of sample depth deviation amounts and corresponding sample characteristic size deviation amounts, determining the relationship between the depth deviation amounts and the characteristic size deviation amounts based on the obtained plurality of sample depth deviation amounts and corresponding sample characteristic size deviation amounts, and then determining the characteristic size deviation amounts according to the depth deviation amounts.
In one embodiment, the relation between the depth deviation amount and the characteristic size deviation amount is determined based on the obtained several sample depth deviation amounts and the corresponding sample characteristic size deviation amounts.
In one embodiment, determining the relationship between the depth deviation amount and the characteristic dimension deviation amount comprises: and presetting a function relation, wherein the function relation comprises a constant variable, and the obtained depth deviation amounts of a plurality of samples and the corresponding characteristic size deviation amounts of the samples are substituted into the function relation to determine the constant variable so as to determine the relation between the depth deviation amounts and the characteristic size deviation amounts.
In one embodiment, when the feature size deviation amount is greater than or equal to 5%, the lithography parameter is compensated according to the depth deviation amount.
Drawings
FIG. 1 is a flow chart of a lithographic calibration method of the present invention;
FIG. 2 is a flowchart of determining a lithography parameter compensation amount according to a depth deviation amount in a lithography correction method according to the present invention;
fig. 3 to 5 are schematic diagrams showing the relationship between the depth of the shallow trench isolation and the feature size of the pattern structure.
Detailed Description
To facilitate an understanding of the invention, the invention will now be described more fully with reference to the accompanying drawings. Preferred embodiments of the present invention are shown in the drawings. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. The terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used herein, the term "and/or" includes any and all combinations of one or more of the associated listed items.
In the description of the present invention, it is to be understood that the terms "upper", "lower", "vertical", "horizontal", "inner", "outer", etc. indicate orientations or positional relationships based on methods or positional relationships shown in the drawings, and are only for convenience in describing the present invention and simplifying the description, but do not indicate or imply that the referred devices or elements must have a specific orientation, be constructed and operated in a specific orientation, and thus, should not be construed as limiting the present invention.
The inventor of the invention finds that the deviation of the characteristic dimension of the graph structure formed by photoetching is caused by the deviation of the depth of the shallow trench isolation in the wafer to be photoetched, and provides a photoetching correction method based on the finding to solve the problem that the deviation of the depth of the shallow trench isolation affects photoetching.
The photoetching process comprises the following steps: providing a substrate 101, wherein the substrate 101 is provided with shallow trench isolation 102; forming a layer to be etched 103 on the upper surface of the substrate 101; forming a photoresist 104 on the upper surface of the layer to be etched 103; forming an opening 105 in the photoresist 104 by using a photolithography process; the layer to be etched 103 is etched using the photoresist 104 as a mask to form a pattern structure. The photoresist 104 includes a positive photoresist and a negative photoresist. The inventor of the present invention finds that the deviation of the feature size of the pattern structure formed by lithography is caused by the deviation of the depth of the shallow trench isolation 102 in the wafer to be lithographed, as shown in fig. 3, if the depth of the shallow trench isolation 102 is the target depth, the feature size of the formed pattern structure is the target feature size; if the depth of the shallow trench isolation 102 is different from the target depth, the feature size of the pattern structure may be different from the target feature size, for example, as shown in fig. 4, if the depth of the shallow trench isolation 102 is deeper than the target depth, the opening 105 on the photoresist 104 may be smaller, and the feature size of the pattern structure may be different, as shown in fig. 5, if the depth of the shallow trench isolation 102 is shallower than the target depth, the opening 105 on the photoresist 104 may be larger, and the feature size of the pattern structure may be different, otherwise, the negative photoresist may be different.
One embodiment, as shown in FIG. 1, provides a lithographic correction method comprising: providing a wafer to be photoetched, wherein the wafer to be photoetched is internally provided with shallow trench isolation; acquiring the actual depth of shallow trench isolation in a wafer to be photoetched; comparing the actual depth of the shallow trench isolation with the target depth to obtain a depth deviation value; and compensating the photoetching parameters according to the depth deviation amount so as to correct photoetching.
In the embodiment, the photoetching correction method can avoid the influence of the shallow trench isolation depth deviation on the photoetching precision, so that the photoetched graph structure is more accurate, the reworking times are reduced, the production efficiency is improved, and the production cost is saved.
Wherein, the wafer to be photoetched has shallow trench isolation, and the depth of the shallow trench isolation is the actual depth; if the photoetching of the wafer to be photoetched is carried out according to the uncompensated photoetching parameters, the characteristic dimension of the pattern structure formed by photoetching is the actual characteristic dimension; the target characteristic dimension is the characteristic dimension which meets the process requirement; if the wafer to be photoetched is photoetched according to uncompensated photoetching parameters, the characteristic dimension of a graph structure formed by photoetching is a target characteristic dimension, and the depth of the shallow trench isolation of the wafer to be photoetched is the target depth; the uncompensated lithography parameters are actual lithography parameters, and the compensated lithography parameters are target lithography parameters.
S10: providing a wafer to be photoetched, wherein the wafer to be photoetched is internally provided with shallow trench isolation.
S20: and acquiring the actual depth of the shallow trench isolation in the wafer to be photoetched.
S30: and comparing the actual depth of the shallow trench isolation with the target depth to obtain the depth deviation.
In one embodiment, step S30 includes:
s301: determining a target depth;
s302: and comparing the actual depth of the shallow trench isolation with the target depth to obtain the depth deviation.
In one embodiment, step S301 comprises:
s3011: providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer;
s3012: acquiring the actual depth of a sample of shallow trench isolation in each sample wafer;
s3013: photoetching a plurality of sample wafers under the same condition to form a pattern structure;
s3014: acquiring the actual characteristic size of a sample of each graph structure;
s3015: and selecting the sample actual characteristic size closest to the sample target characteristic size, and taking the sample actual depth corresponding to the sample actual characteristic size closest to the sample target characteristic size as the target depth.
In one embodiment, the target depth is between 200nm and 600nm, for example, the target depth may be 300nm, 400nm, 500 nm.
S40: and compensating the photoetching parameters according to the depth deviation amount so as to correct photoetching.
In one embodiment, as shown in fig. 2, step S40 includes:
s401: providing a target sample wafer and a plurality of sample wafer sets, wherein the target sample wafer is internally provided with shallow trench isolation with a sample target depth, and each sample wafer set comprises a plurality of sample wafers with the same sample actual depth and shallow trench isolation;
s402: acquiring the actual depth of a sample of shallow trench isolation in the sample wafers in each sample wafer set, and comparing the actual depths of a plurality of samples with the target depth of the sample to obtain the depth deviation of the plurality of samples;
s403: photoetching the target sample wafer by using the actual photoetching parameters of the sample to form a target pattern structure;
s404: obtaining a sample target characteristic size of a target graph structure;
s405: randomly selecting 1 sample wafer set, carrying out photoetching on each sample wafer in the sample wafer set by using different photoetching parameters to form a graph structure, obtaining the actual characteristic size of a sample of the graph structure, selecting the actual characteristic size of the sample closest to the target characteristic size of the sample, taking the photoetching parameter corresponding to the actual characteristic size of the sample closest to the target characteristic size of the sample as the target photoetching parameter of the sample, and comparing the target photoetching parameter of the sample with the actual photoetching parameter of the sample to obtain the photoetching parameter compensation quantity of the sample;
s406: repeating the previous step for a plurality of times to obtain a plurality of sample photoetching parameter compensation quantities and corresponding sample depth deviation quantities, determining the relation between the photoetching parameter compensation quantities and the depth deviation quantities based on the obtained plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities, and then determining the photoetching parameter compensation quantities according to the depth deviation quantities.
In another embodiment, step S406 includes:
s4061: repeating the previous step for a plurality of times to obtain a plurality of sample photoetching parameter compensation quantities and corresponding sample depth deviation quantities;
s4062: determining a relational expression between the photoetching parameter compensation amount and the depth deviation amount based on the obtained photoetching parameter compensation amounts of the plurality of samples and the corresponding sample depth deviation amount;
s4063: and determining the photoetching parameter compensation amount according to the depth deviation amount.
In one embodiment, step S4062 includes:
s40621: presetting a function relation, wherein the function relation comprises an independent variable X, a dependent variable Y and a constant variable, the independent variable X represents a depth deviation amount, and the dependent variable Y represents a photoetching parameter compensation amount;
s40622: and substituting the obtained photoetching parameter compensation quantities of the plurality of samples and the corresponding sample depth deviation quantities into a functional relation to determine a constant variable so as to determine a relation between the photoetching parameter compensation quantities and the depth deviation quantities.
In one embodiment, the functional relation may be Y ═ nX + m, where n and m are constant variables.
In one embodiment, the lithography parameters include one or more of exposure energy, exposure time, focus.
In one embodiment, the lithographic parameters are compensated for feature size deviations when the depth deviations are 10% or greater. When the depth deviation amount is more than or equal to 10%, the photoetching parameters are compensated according to the characteristic dimension deviation amount, so that the characteristic dimension of the photoetched graph structure can be ensured to be in an effective range, the photoetching correction times can be reduced, and the production efficiency is improved.
In another embodiment, when the depth deviation is greater than 0, the lithographic parameter is compensated for according to the feature size deviation. When the depth deviation is larger than 0, the photoetching parameters are compensated according to the characteristic dimension deviation, so that the characteristic dimension of the photoetched graph structure is more accurate, and the influence of the shallow trench isolation depth deviation on the photoetching precision is completely avoided.
In one embodiment, in one of the embodiments, determining the characteristic-size deviation amount from the depth deviation amount comprises: providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer; obtaining the depth of shallow trench isolation in each sample wafer; photoetching a plurality of sample wafers under the same condition to form a pattern structure; acquiring the characteristic size of each graph structure; randomly selecting two sample wafers, determining the sample depth deviation amount according to the difference of the depths of the two sample wafers, and determining the sample characteristic size deviation amount according to the difference of the actual characteristic sizes of the graphic structures of the two sample wafers; repeating the previous step for a plurality of times to obtain a plurality of sample depth deviation amounts and corresponding sample characteristic size deviation amounts, determining the relation between the depth deviation amounts and the characteristic size deviation amounts based on the obtained plurality of sample depth deviation amounts and the corresponding sample characteristic size deviation amounts, and then determining the characteristic size deviation amounts according to the depth deviation amounts.
In one embodiment, the relationship between the depth deviation amount and the characteristic size deviation amount is determined based on the obtained several sample depth deviation amounts and their corresponding sample characteristic size deviation amounts.
In one embodiment, determining the relationship between the depth deviation amount and the characteristic dimension deviation amount comprises: and presetting a function relation, wherein the function relation comprises a constant variable, and the obtained depth deviation amounts of a plurality of samples and the corresponding characteristic size deviation amounts of the samples are brought into the function relation to determine the constant variable so as to determine the relation between the depth deviation amounts and the characteristic size deviation amounts.
In one embodiment, the lithographic parameter is compensated for a depth deviation when the feature size deviation is greater than or equal to 5%.
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above examples only show some embodiments of the present invention, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the inventive concept, which falls within the scope of the present invention. Therefore, the protection scope of the present patent shall be subject to the appended claims.

Claims (13)

1. A lithographic correction method, comprising:
providing a wafer to be photoetched, wherein the wafer to be photoetched is internally provided with shallow trench isolation;
acquiring the actual depth of the shallow trench isolation in the wafer to be photoetched;
comparing the actual depth of the shallow trench isolation with the target depth to obtain a depth deviation value;
and compensating the photoetching parameters according to the depth deviation amount so as to correct photoetching.
2. The lithography correction method of claim 1, wherein determining the lithography parameter compensation amount based on the depth deviation amount comprises:
providing a target sample wafer and a plurality of sample wafer sets, wherein the target sample wafer is provided with shallow trench isolation with a sample target depth, and each sample wafer set comprises a plurality of sample wafers with the same sample actual depth and shallow trench isolation;
obtaining the actual depth of the sample of the shallow trench isolation in the sample wafers in each sample wafer set, and comparing the actual depths of a plurality of samples with the target depth of the sample to obtain a plurality of sample depth deviation values;
photoetching the target sample wafer by using the actual photoetching parameters of the sample to form a target pattern structure;
obtaining a sample target characteristic size of the target graph structure;
randomly selecting 1 sample wafer set, carrying out photoetching on each sample wafer in the sample wafer set by using different photoetching parameters to form a graph structure, obtaining the actual characteristic size of a sample of the graph structure, selecting the actual characteristic size of the sample closest to the target characteristic size of the sample, taking the photoetching parameter corresponding to the actual characteristic size of the sample closest to the target characteristic size of the sample as the target photoetching parameter of the sample, and comparing the target photoetching parameter of the sample with the actual photoetching parameter of the sample to obtain the compensation quantity of the photoetching parameter of the sample;
repeating the previous step for a plurality of times to obtain a plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities, determining the relationship between the photoetching parameter compensation quantities and the depth deviation quantities based on the obtained plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities, and then determining the photoetching parameter compensation quantities according to the depth deviation quantities.
3. The lithography correction method according to claim 2, wherein the relation between the lithography parameter compensation amount and the depth deviation amount is determined based on the obtained sample lithography parameter compensation amounts and the corresponding sample depth deviation amounts.
4. The lithography correction method of claim 3, wherein determining the relationship between the lithography parameter compensation amount and the depth deviation amount comprises: and presetting a function relation, wherein the function relation comprises a constant variable, and the obtained a plurality of sample photoetching parameter compensation quantities and the corresponding sample depth deviation quantities are brought into the function relation to determine the constant variable so as to determine the relation between the photoetching parameter compensation quantities and the depth deviation quantities.
5. The lithography correction method of claim 1, wherein the target depth determination method comprises:
providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer;
obtaining the actual sample depth of the shallow trench isolation in each sample wafer;
photoetching a plurality of sample wafers under the same condition to form a pattern structure;
acquiring the actual characteristic size of a sample of each graph structure;
and selecting the sample actual characteristic size closest to the sample target characteristic size, and taking the sample actual depth corresponding to the sample actual characteristic size closest to the sample target characteristic size as the target depth.
6. The lithographic correction method of claim 1, wherein the target depth is between 200nm and 600 nm.
7. The lithography correction method according to claim 1, wherein when the depth deviation amount is 10% or more, the lithography parameter is compensated according to the depth deviation amount.
8. The lithography correction method according to claim 1, wherein when the depth deviation amount is larger than 0, the lithography parameter is compensated according to the depth deviation amount.
9. The lithography correction method of claim 1, wherein the lithography parameters include one or more of exposure energy, exposure time, and focus.
10. The lithography correction method of claim 1, wherein determining a feature size deviation amount from the depth deviation amount comprises:
providing a plurality of sample wafers, wherein shallow trench isolation is formed in each sample wafer;
obtaining the depth of the shallow trench isolation in each sample wafer;
photoetching a plurality of sample wafers under the same photoetching conditions to form a pattern structure;
acquiring the characteristic size of each graph structure;
randomly selecting two sample wafers, determining a sample depth deviation amount according to the difference of depths in the two sample wafers, and determining a sample characteristic size deviation amount according to the difference of actual characteristic sizes of the graph structures in the two sample wafers;
repeating the previous step for a plurality of times to obtain a plurality of sample depth deviation amounts and corresponding sample characteristic size deviation amounts, determining the relationship between the depth deviation amounts and the characteristic size deviation amounts based on the obtained plurality of sample depth deviation amounts and corresponding sample characteristic size deviation amounts, and then determining the characteristic size deviation amounts according to the depth deviation amounts.
11. The lithography correction method according to claim 10, wherein the relation between the depth deviation amount and the feature size deviation amount is determined based on the obtained plurality of sample depth deviation amounts and the corresponding sample feature size deviation amounts.
12. The lithographic correction method of claim 11, wherein determining the relationship between the depth deviation amount and the feature size deviation amount comprises: and presetting a function relation, wherein the function relation comprises a constant variable, and the obtained depth deviation amounts of a plurality of samples and the corresponding characteristic size deviation amounts of the samples are substituted into the function relation to determine the constant variable so as to determine the relation between the depth deviation amounts and the characteristic size deviation amounts.
13. The lithography correction method according to claim 10, wherein when the feature size deviation amount is 5% or more, the lithography parameter is compensated according to the depth deviation amount.
CN201911179951.9A 2019-11-27 2019-11-27 Photoetching correction method Active CN112859525B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911179951.9A CN112859525B (en) 2019-11-27 2019-11-27 Photoetching correction method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911179951.9A CN112859525B (en) 2019-11-27 2019-11-27 Photoetching correction method

Publications (2)

Publication Number Publication Date
CN112859525A CN112859525A (en) 2021-05-28
CN112859525B true CN112859525B (en) 2022-04-08

Family

ID=75985368

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911179951.9A Active CN112859525B (en) 2019-11-27 2019-11-27 Photoetching correction method

Country Status (1)

Country Link
CN (1) CN112859525B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101546129A (en) * 2008-03-25 2009-09-30 中芯国际集成电路制造(上海)有限公司 Method for monitoring exposure device by adopting side wall angles
CN102402126A (en) * 2010-09-17 2012-04-04 中芯国际集成电路制造(上海)有限公司 Structure for detecting lighting conditions in lithography and detection method thereof
CN103531444A (en) * 2012-07-02 2014-01-22 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor structure

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8530247B2 (en) * 2007-12-28 2013-09-10 Texas Instruments Incorporated Control of implant pattern critical dimensions using STI step height offset

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101546129A (en) * 2008-03-25 2009-09-30 中芯国际集成电路制造(上海)有限公司 Method for monitoring exposure device by adopting side wall angles
CN102402126A (en) * 2010-09-17 2012-04-04 中芯国际集成电路制造(上海)有限公司 Structure for detecting lighting conditions in lithography and detection method thereof
CN103531444A (en) * 2012-07-02 2014-01-22 中芯国际集成电路制造(上海)有限公司 Method for forming semiconductor structure

Also Published As

Publication number Publication date
CN112859525A (en) 2021-05-28

Similar Documents

Publication Publication Date Title
TWI469182B (en) Structure and method for simultaneously determining an overlay accuracy and pattern placement error
US20080206657A1 (en) Exposure mask substrate manufacturing method, exposure mask manufacturing method, and semiconductor device manufacturing method
TWI241633B (en) Temperature correcting method of heating processing apparatus, adjusting method of development processing apparatus, and manufacturing method semiconductor device
US5731113A (en) Method of reducing registration error in exposure step of semiconductor device
US20150140693A1 (en) Misalignment/alignment compensation method, semiconductor lithography system, and method of semiconductor patterning
US6420077B1 (en) Contact hole model-based optical proximity correction method
JP2000133579A (en) Aligner and exposing method
US7910289B2 (en) Use of dual mask processing of different composition such as inorganic/organic to enable a single poly etch using a two-print-two-etch approach
CN112859525B (en) Photoetching correction method
US6808942B1 (en) Method for controlling a critical dimension (CD) in an etch process
KR100677995B1 (en) Control method of photo-lithography process
US8305097B2 (en) Method for calibrating an inspection tool
CN108288595B (en) Photoresist monitoring method
US7524595B2 (en) Process for forming anti-reflection coating and method for improving accuracy of overlay measurement and alignment
CN110634732B (en) Photoetching process method
Adam et al. Statistical parameter evaluation for swing curves for the 1.2 μm and 1.8 μm resist thickness in CMOS photolithography process technology
US6399259B1 (en) Method of forming alignment marks for photolithographic processing
US7547561B2 (en) Advanced process control model incorporating a target offset term
CN109065465B (en) Method for measuring height stability of shallow trench isolation step
US20080044739A1 (en) Correction Of Resist Critical Dimension Variations In Lithography Processes
JP2007194357A (en) Registration mark and manufacturing method thereof
US20170005015A1 (en) Monitor process for lithography and etching processes
US6979648B2 (en) Method for BARC over-etch time adjust with real-time process feedback
US20060194129A1 (en) Substrate edge focus compensation
KR100559619B1 (en) Align mark for measuring overlay between layers and fabrication method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant