CN112820845B - Anode structure for improving OLED cathode fracture and preparation method thereof - Google Patents

Anode structure for improving OLED cathode fracture and preparation method thereof Download PDF

Info

Publication number
CN112820845B
CN112820845B CN202110249976.2A CN202110249976A CN112820845B CN 112820845 B CN112820845 B CN 112820845B CN 202110249976 A CN202110249976 A CN 202110249976A CN 112820845 B CN112820845 B CN 112820845B
Authority
CN
China
Prior art keywords
etching
anode
layer
sin
depositing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110249976.2A
Other languages
Chinese (zh)
Other versions
CN112820845A (en
Inventor
乔程
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Integrated Display Technology Co Ltd
Original Assignee
Semiconductor Integrated Display Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Integrated Display Technology Co Ltd filed Critical Semiconductor Integrated Display Technology Co Ltd
Priority to CN202110249976.2A priority Critical patent/CN112820845B/en
Publication of CN112820845A publication Critical patent/CN112820845A/en
Application granted granted Critical
Publication of CN112820845B publication Critical patent/CN112820845B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K71/00Manufacture or treatment specially adapted for the organic devices covered by this subclass
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/805Electrodes
    • H10K50/81Anodes

Abstract

The invention provides an OLED anode structure for improving crosstalk and a preparation method thereof, the problem that PDL subjected to anode etching is lapped on the surface of an anode in an angle and the OLED cathode is easy to break is fully considered, and the cathode breakage of the OLED is improved by secondary deposition of a conducting layer.

Description

Anode structure for improving OLED cathode fracture and preparation method thereof
Technical Field
The invention belongs to the field of OLED (organic light emitting diode) anode structures, and particularly relates to an anode structure for improving OLED cathode fracture and a preparation method thereof.
Background
In the small-size high-resolution OLED in the industry at present, the angle after anode deposition is etched can be controlled, but after anode etching, a PDL film layer is deposited on an anode in a CVD mode, the PDL angle overlapped on the anode is large, and due to the fact that CD is small, the overlap angle can not be reduced basically through debugging, and therefore the cathode of the OLED film layer is broken seriously, and a pixel dark spot is caused. Therefore, it is difficult to improve the angle of the PDL overlapping the anode.
Disclosure of Invention
The invention aims to provide an anode structure for improving OLED cathode fracture and a preparation method thereof, the invention fully considers the problem that PDL subjected to anode etching is lapped on the surface of an anode at an angle and the OLED cathode is easy to fracture, and the conductive layer is etched through secondary deposition so as to improve the OLED cathode fracture.
The invention provides a preparation method of an anode structure for improving OLED cathode fracture, which comprises the following steps:
1) Depositing an anode structure on the surface of the substrate;
2) Etching by a dry method to form an anode pattern;
3) Depositing SiN;
4) Performing yellow light photoetching;
5) Depositing a conductive layer;
6) And (4) performing yellow lithography complementary to the yellow lithography in the step 4).
The substrate in the step 1) is a Si-based IC substrate which is a commercially available product produced by an IC factory;
in the step 1), depositing an anode structure of different metal laminations on the surface of a substrate Si base; preferably, a Ti layer is deposited to a thickness
Figure BDA0002965605250000021
(ii) a Depositing Al layer to a thickness
Figure BDA0002965605250000022
(ii) a Depositing TiN layer to a thickness
Figure BDA0002965605250000023
(ii) a Finally depositing an ITO layer to a thickness
Figure BDA0002965605250000024
(ii) a By adopting the lamination and the thickness, the anode structure is optimal and the performance is best.
Etching by the dry method in the step 2) to form an anode pattern, wherein the used dry etching machine is NAURA GSE C200, and the specific etching method comprises the following steps: sequentially performing gluing, exposure and development on the anode structure to form an anode pattern; ICP power required for etching is 400W, bias power Bias is 150W, and gas Cl used 2 Is 15sccm, BCl 3 At a flow rate of 20sccm, SF 6 Etch 49s at 5sccm, at which point the etch is performed
Figure BDA0002965605250000025
The thickness of the anode structure is 12-16nm, and the substrate at the channel is over-etched, so that the metal anode structure can be completely disconnected;
the specific process for depositing SiN in the step 3) comprises the following steps: a 120-130nm SiN layer was deposited using AMAT PECVD at 500W SiH 4 Flow rate 80sccm, NH 3 Is 150sccm, N 2 Chosen at 200sccm, deposited 72-76s, siN over the anode pixels (anode structure);
the step 4) is specifically as follows: etching SiN by yellow light photoetching to expose PDL pattern, selecting ICP power of 200-250W and eccentric power of 18-25W, CF 4 Is set to 10-15sccm 2 Setting the etching time to be 40-80s and 10-15sccm, wherein the SiN PDL on the anode structure is completely etched and slightly over-etched to ensure that the SiN is completely etched, and the method belongs to the conventional technology in the field; after etching, partial lapping of SiN on the surface of the anode structure is carried out;
the step 5) is specifically as follows: the deposition of the conducting layer refers to the deposition of an Al layer, an Ag layer or an anode structure completely identical to that in the step 1);
the thickness of the conducting layer is 100-130nm; after PDL patterns are exposed by filling, the height difference of SiN at the lapping position of the surface of the anode structure solves the problem of fracture caused by large PDL angle lapped on the anode; breakage can be reduced or even avoided. And the deposited film layer with high reflectivity does not influence the product performance.
The step 6) is specifically as follows: and (4) performing yellow light photoetching complementary to the yellow light photoetching in the step 4), etching away the redundant conducting layer, and only keeping the conducting layer which fills and levels the thickness difference between the anode structure and the SiN film layer.
Step 6) the yellow light process specifically comprises the following steps:
coating glue, exposing, developing, etching with ICP power of 400W, bias power of 150-180W, cl used in gas 2 Is 15-20sccm, BCl 3 Is 20-25sccm, SF 6 The etching time is selected to be 46s for 5-10sccm, the channel is just slightly over-etched at the time, the over-etched channel is SiN 8-12nm, the height of the leaked PDL is basically the same as that of the conductive layer after re-deposition, and the cathode breakage can be improved;
further, after the step 6), the method also comprises a step 7) of removing the photoresist, cleaning and baking;
step 7) is followed by step 8) of evaporation, specifically: sequentially depositing an HIL, an HTL, an EML, an ETL, an EIL and a cathode structure;
step 8) is followed by step 9) of packaging, wherein the packaging is sequentially packaging an ATO layer of 40nm, a SiN layer of 1000nm and an ATO layer of 40nm;
step 10) making a CF structure after packaging; the CF structure is: the structure is OC1, R, G, B, OC in sequence;
and finally, 11) performing yellow light, glue coating, exposure, development and etching on the insulator subjected to channel etching, removing the glue after etching, and lightening the insulator through MIT
The anode structure for improving the OLED cathode fracture is prepared by the method.
The invention can improve the cathode fracture of the follow-up OLED by secondarily depositing the conducting layer structure, and the mode also improves the crosstalk among pixels.
Drawings
FIG. 1 is a schematic view of the structure of the anode pattern etched in step 3) of example 1;
FIG. 2 is a schematic structural view of the SiN deposition in step 4) of example 1;
FIG. 3 is a schematic view of the structure of example 1 after step 5) of PDL yellow light process;
FIG. 4 is a schematic structural view of the conductive layer deposited in step 6) of embodiment 1;
FIG. 5 is a schematic structural view of step 7) of example 1 after complementary yellow light etching;
in the figure, 1, a substrate, 2, an anode structure, 3, a SiN layer, 4 and a conductive layer.
Detailed Description
In order to make the objects, technical solutions and advantages of the embodiments of the present invention clearer, the technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the embodiments of the present invention, and it is obvious that the described embodiments are some embodiments of the present invention, but not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
The test materials and reagents used in the following examples, etc., are commercially available unless otherwise specified.
The specific techniques or conditions not specified in the examples can be performed according to the techniques or conditions described in the literature in the field or according to the product specification.
Example 1
The preparation method of the anode structure for improving OLED cathode fracture specifically comprises the following steps:
1) Obtaining a Si-based IC substrate, which is a substitute for IC factories;
2) Depositing an anode structure of different metal laminations on the surface of a Si-based substrate, and depositing a Ti layer with the thickness
Figure BDA0002965605250000041
Figure BDA0002965605250000042
(ii) a Depositing Al layer to a thickness
Figure BDA0002965605250000043
(ii) a Depositing TiN layer to a thickness
Figure BDA0002965605250000044
(ii) a Finally depositing an ITO layer to a thickness
Figure BDA0002965605250000045
Sequentially gluing, exposing and developing the anode structure to form an anode pattern;
3) After the well-made anode photoetching, etching an anode pattern by dry etching, wherein the used dry etching machine is NAURA GSE C200, the ICP Power required by etching is 400W, the Bias Power Bias Power is 150W, and Cl used by gas 2 Is 15sccm, BCl 3 At a flow rate of 20sccm, SF 6 Etch 49s at 5sccm, etch 1070A anode with 15nm SiO in the channel 2 Over-etching; the structure is as shown in figure 1;
4) After etching, 120nm SiN is deposited on the anode by AMAT PECVD, edge covering technology is adopted, power is 500W, siH is deposited, and 4 flow rate 80sccm, NH 3 Is 150sccm, N 2 Selecting 200sccm, depositing 75s, and depositing 120nm SiN partially covering the anode pixel; the structure is as shown in FIG. 2;
5) Etching PDL on NAURA by PDL yellow light wafer to make PDL leak out, the etching process selects ICP 200W, bias Power is 18W, CF 4 Set to 10sccm, O 2 Setting the etching time to be 40s at 10sccm, completely etching the SiN PDL on the anode pixel at the time, slightly over-etching, and partially overlapping the SiN on the surface of the anode structure after etching; the structure is shown in figure 3;
6) Then depositing a conducting layer on the wafer, wherein the thickness is 120nm; the structure is as shown in FIG. 4;
7) Then, yellow light which is opposite to the PDL yellow light process in the step 5) is made on the well-made structure, and the yellow light is coatedGluing, exposing and developing; etching the conductive layer with ICP power of 400W and Bias power of 150W, and Cl gas 2 Is 15sccm, BCl 3 At a flow rate of 20sccm, SF 6 The etching time is selected to be 46s for 5sccm, slight over-etching is just performed on the channel at the time, the channel SiN is over-etched by 10nm, the height of the leaked PDL is basically the same as that of the conducting layer, and cathode breakage can be improved; the structure is as shown in FIG. 5;
8) Removing photoresist, cleaning and baking after etching until evaporation;
9) Evaporation is used as an evaporation structure, and an HIL, an HTL, an EML, an ETL, an EIL and a cathode structure are sequentially deposited;
10 Then making a normal packaging structure, sequentially ATO40nm, siN 1000nm and ATO40nm;
11 Preparing CF structure on the wafer, and sequentially preparing OC1 and R, G, B, OC structures;
12 Making pad open yellow light, gluing, exposing, developing, etching, removing glue after etching, lightening through MIT, and remarkably reducing the cathode fracture of OLED.

Claims (8)

1. The preparation method of the anode structure for improving OLED cathode fracture is characterized by comprising the following steps:
1) Depositing an anode structure on the surface of the substrate;
2) Etching by a dry method to form an anode pattern;
3) Depositing SiN;
4) Performing yellow light photoetching: etching the SiN by adopting a yellow light photoetching process to expose PDL patterns; after etching, partial lapping of SiN on the surface of the anode pattern is carried out;
5) Depositing a conductive layer;
6) Performing yellow light photoetching complementary to the yellow light photoetching in the step 4);
the step 5) is specifically as follows: the deposition of the conducting layer refers to the deposition of an Al layer, an Ag layer or a material which has the same structure as the anode in the step 1);
the step 6) is specifically as follows: and (4) performing yellow light photoetching complementary to the yellow light photoetching in the step 4), etching away the redundant conducting layer, and only keeping the conducting layer which fills and levels the thickness difference between the anode pattern and the SiN film layer.
2. The method according to claim 1, wherein in step 1), an anode structure of a stack of different metals is deposited on the Si-based surface of the substrate; depositing a Ti layer with the thickness of 100A; depositing an Al layer with the thickness of 800A; depositing a TiN layer with the thickness of 20 ANG; finally an ITO layer is deposited with a thickness of 150 a.
3. The preparation method according to claim 1 or 2, wherein the anode pattern is etched by the dry etching in the step 2), and the specific etching method comprises: sequentially performing gluing, exposure and development on the anode structure to form an anode pattern; ICP power required for etching is 400W, bias power Bias is 150W, and gas Cl used 2 Is 15sccm, BCl 3 At a flow rate of 20sccm, SF 6 Etch 49s at 5sccm, at which time the anode structure thickness of 1070a is etched, with a substrate over-etch at the channel having a thickness of 12-16 nm.
4. The method according to claim 1 or 2, wherein the specific process for depositing SiN in step 3) is as follows: the deposition power was 500W, siH 4 Flow rate 80sccm, NH 3 Is 150sccm, N 2 A layer of SiN of 120-130nm is deposited for 72-76s, chosen at 200 sccm.
5. The preparation method according to claim 1 or 2, wherein step 4) is specifically: the step 4) is specifically as follows: etching SiN by yellow light photoetching to expose PDL pattern, selecting ICP power of 200-250W and eccentric power of 18-25W, CF 4 Is set to 10-15sccm 2 The concentration is set to 10-15sccm, and the etching time is set to 40-80s.
6. The method according to claim 1, wherein the conductive layer of step 5) has a thickness of 100 to 130nm.
7. The preparation method according to claim 1 or 2, wherein the step 6) yellow light process is specifically:
coating glue, exposing, developing, etching with ICP power of 400W, bias power of 150-180W, cl used in gas 2 Is 15-20sccm, BCl 3 Is 20-25sccm, SF 6 The etching time is selected to be 46s for 5-10sccm, the channel is slightly over-etched, and the over-etched channel is SiN 8-12nm.
8. An anode structure for improving OLED cathode rupture prepared by the method of any one of claims 1-7.
CN202110249976.2A 2021-03-08 2021-03-08 Anode structure for improving OLED cathode fracture and preparation method thereof Active CN112820845B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110249976.2A CN112820845B (en) 2021-03-08 2021-03-08 Anode structure for improving OLED cathode fracture and preparation method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110249976.2A CN112820845B (en) 2021-03-08 2021-03-08 Anode structure for improving OLED cathode fracture and preparation method thereof

Publications (2)

Publication Number Publication Date
CN112820845A CN112820845A (en) 2021-05-18
CN112820845B true CN112820845B (en) 2023-03-10

Family

ID=75862959

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110249976.2A Active CN112820845B (en) 2021-03-08 2021-03-08 Anode structure for improving OLED cathode fracture and preparation method thereof

Country Status (1)

Country Link
CN (1) CN112820845B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113380968A (en) * 2021-06-08 2021-09-10 安徽熙泰智能科技有限公司 Method for preparing PDL (PDL) of silicon-based Micro OLED (organic light emitting diode) Micro display device by back etching

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170015620A (en) * 2015-07-29 2017-02-09 삼성디스플레이 주식회사 Organic light emitting pixel and organic light emitting display device having the same
CN108172699A (en) * 2018-01-18 2018-06-15 华南理工大学 A kind of organic light emitting display panel and preparation method thereof
CN111048698A (en) * 2018-10-11 2020-04-21 上海新微技术研发中心有限公司 Method for manufacturing organic light-emitting diode structure
CN111063720A (en) * 2019-12-30 2020-04-24 厦门天马微电子有限公司 Display panel and display device
CN112259704A (en) * 2020-10-21 2021-01-22 安徽熙泰智能科技有限公司 Process method for preventing cathode on substrate from cracking
CN112436040A (en) * 2020-11-23 2021-03-02 安徽熙泰智能科技有限公司 Simplified preparation method of anode of silicon-based Micro OLED Micro-display device and pixel definition layer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6885147B2 (en) * 1998-05-18 2005-04-26 Emagin Corporation Organic light emitting diode devices with improved anode stability
US7086917B2 (en) * 2002-08-12 2006-08-08 National Research Council Of Canada Photoresist mask/smoothing layer ensuring the field homogeneity and better step-coverage in OLED displays
CN105097874B (en) * 2015-06-01 2019-02-19 合肥鑫晟光电科技有限公司 A kind of OLED display device and preparation method thereof, display device
US20180331324A1 (en) * 2017-05-10 2018-11-15 a.u. Vista Inc. Light out-coupling in organic light-emitting diodes (oled)
CN107863451B (en) * 2017-10-30 2019-06-25 武汉华星光电技术有限公司 A kind of preparation method of OLED anode and the preparation method of OLED display

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170015620A (en) * 2015-07-29 2017-02-09 삼성디스플레이 주식회사 Organic light emitting pixel and organic light emitting display device having the same
CN108172699A (en) * 2018-01-18 2018-06-15 华南理工大学 A kind of organic light emitting display panel and preparation method thereof
CN111048698A (en) * 2018-10-11 2020-04-21 上海新微技术研发中心有限公司 Method for manufacturing organic light-emitting diode structure
CN111063720A (en) * 2019-12-30 2020-04-24 厦门天马微电子有限公司 Display panel and display device
CN112259704A (en) * 2020-10-21 2021-01-22 安徽熙泰智能科技有限公司 Process method for preventing cathode on substrate from cracking
CN112436040A (en) * 2020-11-23 2021-03-02 安徽熙泰智能科技有限公司 Simplified preparation method of anode of silicon-based Micro OLED Micro-display device and pixel definition layer

Also Published As

Publication number Publication date
CN112820845A (en) 2021-05-18

Similar Documents

Publication Publication Date Title
CN100585885C (en) Coarse sapphire bushing LED and its making method
CN103337475B (en) The synchronous etching technics of double structure contact hole
CN1963999A (en) Method for forming trench using hard mask with high selectivity and isolation method for semiconductor device using the same
CN112820845B (en) Anode structure for improving OLED cathode fracture and preparation method thereof
US20130143349A1 (en) Solar cell and method of manufacturing the same
CN101145541A (en) Method for fabricating semiconductor device including plug
CN105206724A (en) LED chip manufacturing method and LED chip
CN112436040A (en) Simplified preparation method of anode of silicon-based Micro OLED Micro-display device and pixel definition layer
CN115832129A (en) Flip LED chip preparation method
CN113540389B (en) OLED anode preparation method
CN102339783A (en) Element isolation structure of semiconductor and method for forming the same
CN106876387A (en) A kind of array base palte and its manufacture method
CN102041508B (en) Groove etching method
CN101728317A (en) Forming methods of conducting structure and pad
US20120225560A1 (en) Manufacturing method of integrated circuits based on formation of lines and trenches
US8409986B2 (en) Method for improving within die uniformity of metal plug chemical mechanical planarization process in gate last route
CN109712931A (en) A kind of thin film transistor and its manufacturing method, display panel
US7341955B2 (en) Method for fabricating semiconductor device
CN112349594B (en) Semiconductor structure and forming method thereof
CN103928401B (en) Array substrate, preparing method thereof and display device
CN102122641A (en) Method for forming one time programmable (OTP) device
US7566972B2 (en) Semiconductor device and method for manufacturing the semiconductor device
KR100787805B1 (en) Method for manufacturing pixel structure
TWI548132B (en) Method for manufacturing an organic electronic device
CN111834289B (en) Etching method of metal aluminum

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant