CN112804169B - High-speed signal equalization parameter optimization method, system and related components - Google Patents
High-speed signal equalization parameter optimization method, system and related components Download PDFInfo
- Publication number
- CN112804169B CN112804169B CN202110076284.2A CN202110076284A CN112804169B CN 112804169 B CN112804169 B CN 112804169B CN 202110076284 A CN202110076284 A CN 202110076284A CN 112804169 B CN112804169 B CN 112804169B
- Authority
- CN
- China
- Prior art keywords
- equalization
- compensation
- optimal
- parameters
- determining
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03828—Arrangements for spectral shaping; Arrangements for providing signals with specified spectral properties
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03006—Arrangements for removing intersymbol interference
- H04L25/03178—Arrangements involving sequence estimation techniques
- H04L25/03248—Arrangements for operating in conjunction with other apparatus
- H04L25/03254—Operation with other circuitry for removing intersymbol interference
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks
- H04L25/03878—Line equalisers; line build-out devices
Abstract
The application discloses a method, a system, a device and a readable storage medium for optimizing high-speed signal equalization parameters, wherein the method comprises the following steps: acquiring an original waveform of a current high-speed signal which normally works under the topology; setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested; performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result; and determining a compensation result with the optimal effect from all the compensation results, and determining the to-be-measured equalization parameter corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to the equalization method. The method and the device set the corresponding simulation environment for each group of equalization parameters to be measured, perform compensation test on the original waveform in the simulation environment, select the equalization parameters to be measured with the optimal layout effect as the optimal equalization parameters, and ensure that the equalization parameters applied to equalization can achieve the optimal compensation effect.
Description
Technical Field
The present invention relates to the field of signal compensation, and in particular, to a method, a system, and a related component for optimizing high-speed signal equalization parameters.
Background
At present, along with the promotion of clock frequency among the packaging circuit, the signal rising edge generally shortens, the integrality of signal receives the influence more easily, especially, the different frequency composition of signal has the decay of different degree in the interconnection passageway, the higher decay of frequency is big more, lead to having produced huge range difference between high-frequency and the low frequency in the high-speed signal, and then the signal has produced the rising edge degradation, intersymbol interference, the eye pattern sinks the scheduling problem, if do not do any processing, the receiving terminal can't correctly restore and decode the signal, thereby the transmission error code takes place the erroneous judgement.
To address the issue of signal integrity, a common solution includes: high-cost low-loss circuit board materials are used, so that the research and development cost is increased linearly; a driver/redtimer is added to improve the signal quality, so that the system power consumption is increased and the architecture is complicated; the existing materials are used, the influence of loss of a transmission channel due to frequency is compensated by using an equalization technology, and the method has low cost requirement and is more common. However, equalization parameters of equalization have many different combination settings, whether the equalization parameters are suitable for testing with a test environment which needs to be built for a current chip or not is determined as default parameters after the equalization parameters which pass the test are met, and the default parameters cannot guarantee that the effect of signal compensation reaches the optimum.
Therefore, how to provide a solution to the above technical problems is a problem to be solved by those skilled in the art.
Disclosure of Invention
It is therefore an objective of the claimed invention to provide a method, system and related components for optimizing equalization parameters of a high-speed signal, so as to select an equalization parameter with the best compensation effect. The specific scheme is as follows:
a high-speed signal equalization parameter optimization method comprises the following steps:
acquiring an original waveform of a current high-speed signal which normally works under the topology;
corresponding to a plurality of groups of equilibrium parameters to be measured, setting a plurality of corresponding simulation environments;
performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
and determining the compensation result with the optimal effect from all the compensation results, and determining the equalization parameter to be measured corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to an equalization method.
Preferably, the process of setting a plurality of corresponding simulation environments corresponding to the plurality of sets of equalization parameters to be measured includes:
and selecting parameters and orders of corresponding filters corresponding to multiple groups of equalization parameters to be tested so as to set a plurality of corresponding simulation environments.
Preferably, the process of determining the compensation result with the best effect from all the compensation results includes:
and determining the compensation result with the optimal effect from all the compensation results by using a minimum mean square error algorithm.
Preferably, the process of determining the compensation result with the best effect from all the compensation results by using the minimum mean square error algorithm includes:
drawing a corresponding eye pattern according to all the compensation results;
and comparing the parameters of the eye diagrams by using a minimum mean square error algorithm, determining the eye diagram with the optimal effect from all the eye diagrams, and determining the compensation result corresponding to the eye diagram as the compensation result with the optimal effect.
Preferably, after the drawing the corresponding eye diagram according to all the compensation results, the method further includes:
judging whether each compensation result is effective or not according to the corresponding eye pattern;
if not, the eye pattern is deleted from the eye patterns of all the parameters to be compared.
Preferably, after obtaining the original waveform that normally works under the topology of the current high-speed signal and before setting the corresponding multiple groups of equalization parameters to be tested, the method further includes:
and carrying out cubic spline interpolation on the original waveform to obtain the processed original waveform.
Preferably, the method for optimizing the high-speed signal equalization parameter further includes:
acquiring a port value corresponding to the topology of the current high-speed signal;
and importing the optimal equalization parameter into a BIOS register through the port value.
Correspondingly, the present application also discloses a high-speed signal equalization parameter optimization system, which includes:
the waveform acquisition module is used for acquiring an original waveform which normally works under the topology of the current high-speed signal;
the environment setting module is used for setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested;
the test module is used for performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
and the optimal determining module is used for determining the compensation result with the optimal effect from all the compensation results, determining the to-be-measured equalization parameter corresponding to the compensation result as the optimal equalization parameter, and applying the optimal equalization parameter to the equalization method.
Correspondingly, the present application also discloses a high-speed signal equalization parameter optimization device, which includes:
a memory for storing a computer program;
a processor for implementing the steps of the high speed signal equalization parameter optimization method as claimed in any one of the above when executing the computer program.
Accordingly, the present application also discloses a readable storage medium, on which a computer program is stored, which, when being executed by a processor, implements the steps of the high-speed signal equalization parameter optimization method according to any one of the above.
The application discloses a high-speed signal equalization parameter optimization method, which comprises the following steps: acquiring an original waveform of a current high-speed signal which normally works under the topology; corresponding to a plurality of groups of equilibrium parameters to be measured, setting a plurality of corresponding simulation environments; performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result; and determining the compensation result with the optimal effect from all the compensation results, and determining the equalization parameter to be measured corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to an equalization method. The method and the device set the corresponding simulation environment for each group of equalization parameters to be measured, perform compensation test on the original waveform in the simulation environment, select the equalization parameters to be measured with the optimal layout effect as the optimal equalization parameters, and ensure that the equalization parameters applied to equalization can achieve the optimal compensation effect.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to the provided drawings without creative efforts.
FIG. 1 is a flowchart illustrating the steps of a method for optimizing equalization parameters of high-speed signals according to an embodiment of the present invention;
fig. 2 is a structural distribution diagram of a high-speed signal equalization parameter optimization system according to an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be obtained by a person skilled in the art without making any creative effort based on the embodiments in the present invention, belong to the protection scope of the present invention.
In the prior art, equalization parameters of equalization have many different combination settings, whether the equalization parameters are suitable for testing with a current chip needing to establish a test environment or not is determined as default parameters after the equalization parameters passing the test are met, and the default parameters cannot guarantee that the effect of signal compensation reaches the optimum.
The method and the device set the corresponding simulation environment for each group of equalization parameters to be measured, perform compensation test on the original waveform in the simulation environment, select the equalization parameters to be measured with the optimal layout effect as the optimal equalization parameters, and ensure that the equalization parameters applied to equalization can achieve the optimal compensation effect.
The embodiment of the invention discloses a high-speed signal equalization parameter optimization method, which is shown in figure 1 and comprises the following steps:
s1: acquiring an original waveform of a current high-speed signal which normally works under topology;
specifically, the original waveform here is an original waveform captured by an oscilloscope. Considering that the original waveform is to be processed and tested as data subsequently, the file format of the original waveform is generally a callable dat/. Txt/. Csv file, so as to convert the original waveform into a two-dimensional relationship of signal value-time according to the sampling point, which is convenient for subsequent processing. The subsequent processing mainly comprises the steps of leading an original waveform into a simulation environment, carrying out cubic spline interpolation on the original waveform before leading the original waveform into the simulation environment to obtain a processed original waveform, setting samplinglate in the difference processing process, and reducing an ideal square wave signal in the whole processing process.
S2: setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested;
it can be understood that, according to different types and manufacturers of processing chips, specific numerical values of the equalization parameters to be measured are different, for example, an Intel CPU chip sets 14 sets of setting values for a UPI signal Eq Opt efficiency, that is, the equalization parameters to be measured are respectively: [14, 42,7], [12, 42,9], [10, 42, 11], [8, 42, 13], [6, 42, 15], [14, 45,4], [12, 45,6], [10, 45,8], [8, 45, 10], [6, 45, 12], [14, 48,1], [12, 48,3], [10, 48,5], [8, 48,7], the equalization parameters to be measured in the processing chip are known and can be directly obtained.
Furthermore, each group of equalization parameters to be measured can be correspondingly provided with a simulation environment, and the simulation environment can be built through MATLAB and can also be built through other software. Specifically, when the simulation environment is built, corresponding to multiple groups of equalization parameters to be tested, the parameters and the orders of the corresponding filters are selected so as to set a plurality of corresponding simulation environments. The order of the filter comprises first order, second order and even third order, and the parameters and the order of the filter are selected and set according to the specific numerical value of the equalization parameter to be measured.
S3: performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
in general, the compensation result may be presented in the form of an eye diagram, and different compensation results may also be compared to determine the compensation effect.
S4: and determining a compensation result with the optimal effect from all the compensation results, and determining the to-be-measured equalization parameter corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to the equalization method.
Further, after the optimal equalization parameter is determined, the following steps may be further included:
s5: acquiring a port value corresponding to the topology of the current high-speed signal;
s6: and importing the optimal balance parameters into the BIOS register through the port value.
Usually, the optimal equalization parameters are determined and imported into the BIOS register, equalization can be directly performed, but for insurance, a physical test environment can be set up again, and various test software (such as Sigtest, IEVTs, PLEVT, IOMT, RMT, scrub of PMC, chiplink of LSI, etc.) can be used to verify whether the test result can pass, so as to verify whether the compensation result passing through the simulation environment in this embodiment is accurate and reliable.
It can be understood that, on one hand, the embodiment realizes the setting of the simulation environment, the compensation test of different simulation environments and the comparison of the compensation test results through the program, thereby greatly reducing the workload of the tester, improving the working efficiency and simultaneously reducing the labor cost; on the other hand, this embodiment ensures that the equalization parameter finally written into the BIOS (Basic Input Output System) register is the optimal of all the equalization parameters to be tested, and provides a rigorous and reliable data support for subsequent research and development designs that require high-speed signals, so that the product performance is improved, and the design cost is reduced.
The embodiment of the application discloses a method for optimizing high-speed signal equalization parameters, which comprises the following steps: acquiring an original waveform of a current high-speed signal which normally works under topology; setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested; performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result; and determining the compensation result with the optimal effect from all the compensation results, and determining the equalization parameter to be measured corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to an equalization method. The method and the device set corresponding simulation environments for each group of equalization parameters to be measured, perform compensation test on original waveforms in the simulation environments, select the equalization parameters to be measured with the optimal layout effect as the optimal equalization parameters, and ensure that the equalization parameters applied to equalization can achieve the optimal compensation effect.
The embodiment of the invention discloses a specific high-speed signal equalization parameter optimization method, and compared with the previous embodiment, the embodiment further explains and optimizes the technical scheme. Specifically, the method comprises the following steps:
the process of determining the compensation result with the best effect from all the compensation results comprises the following steps:
and determining the compensation result with the optimal effect from all the compensation results by using a minimum mean square error algorithm.
Further, the process of determining the compensation result with the best effect from all the compensation results by using the minimum mean square error algorithm includes:
drawing a corresponding eye diagram according to all the compensation results;
and comparing the parameters of the eye diagrams by using a minimum mean square error algorithm, determining the eye diagram with the optimal effect from all the eye diagrams, and determining the compensation result corresponding to the eye diagram as the compensation result with the optimal effect.
The parameters of the common eye pattern include eye height, eye width, eye amplitude, eye cross ratio, "1" level, "0" level, extinction ratio, Q factor, average power, and the like, and several representative parameters of the parameters, mainly eye height and eye width, are selected in the embodiment, and the eye pattern with the optimal effect is determined through comparison of a minimum mean square error algorithm.
Further, after the drawing the corresponding eye diagram according to all the compensation results, the method further includes:
judging whether each compensation result is effective or not according to the corresponding eye pattern;
if not, the eye pattern is deleted from the eye patterns of all the parameters to be compared.
It can be understood that when the compensation result is not judged to be valid, all the eye patterns belong to the eye patterns waiting for the comparison parameters, namely the eye patterns of the parameters to be compared, after the compensation result is judged, the invalid eye patterns do not belong to the eye patterns of the parameters to be compared any more, if the compensation result is found to be invalid when the eye patterns are checked, the eye patterns are directly excluded, and the parameters are not required to be compared by using a minimum mean square error algorithm subsequently.
It can be understood that the present embodiment provides a more specific solution for how to judge the quality of the compensation result and how to compare the quality of the compensation result more quickly.
Correspondingly, the embodiment of the present application further discloses a high-speed signal equalization parameter optimization system, as shown in fig. 2, including:
the waveform acquisition module 1 is used for acquiring an original waveform which normally works under the topology of the current high-speed signal;
the environment setting module 2 is used for setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be measured;
the test module 3 is used for performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
and the optimal determining module 4 is used for determining a compensation result with an optimal effect from all the compensation results, and determining the equalization parameter to be measured corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to the equalization method.
In some specific embodiments, the environment setting module 2 is specifically configured to:
and selecting parameters and orders of corresponding filters corresponding to multiple groups of equalization parameters to be tested so as to set a plurality of corresponding simulation environments.
In some specific embodiments, the optimization determination module 4 is specifically configured to:
and determining the compensation result with the optimal effect from all the compensation results by using a minimum mean square error algorithm.
In some specific embodiments, the optimization determination module 4 is specifically configured to:
drawing a corresponding eye pattern according to all the compensation results;
and comparing the parameters of the eye diagrams by using a minimum mean square error algorithm, determining the eye diagram with the optimal effect from all the eye diagrams, and determining the compensation result corresponding to the eye diagram as the compensation result with the optimal effect.
In some specific embodiments, the optimization determination module 4 is specifically configured to:
judging whether each compensation result is effective or not according to the corresponding eye pattern;
if not, the eye pattern is deleted from the eye patterns of all the parameters to be compared.
In some specific embodiments, the waveform obtaining module 1 is specifically configured to:
and carrying out cubic spline interpolation on the original waveform to obtain the processed original waveform.
In some specific embodiments, the high-speed signal equalization parameter optimization system further comprises:
and the writing module 5 is used for acquiring a port value corresponding to the topology of the current high-speed signal and importing the optimal balance parameter into a BIOS register through the port value.
According to the embodiment of the application, a corresponding simulation environment is set for each group of equalization parameters to be measured, the compensation test of the original waveform is carried out in the simulation environment, the equalization parameters to be measured with the optimal layout effect are selected as the optimal equalization parameters, and the equalization parameters applied to equalization can achieve the optimal compensation effect.
Correspondingly, the embodiment of the present application further discloses a high-speed signal equalization parameter optimization device, which includes:
a memory for storing a computer program;
a processor for implementing the steps of the high-speed signal equalization parameter optimization method according to any one of the above embodiments when the computer program is executed.
Accordingly, the present application further discloses a readable storage medium, on which a computer program is stored, where the computer program, when executed by a processor, implements the steps of the high-speed signal equalization parameter optimization method according to any one of the above embodiments.
The details of the high-speed signal equalization parameter optimization method may refer to the relevant parts of the high-speed signal equalization parameter optimization method in the above embodiments, and are not described herein again.
The high-speed signal equalization parameter optimization apparatus and the readable storage medium in this embodiment both have the same beneficial effects as the high-speed signal equalization parameter optimization method in the foregoing embodiment, and are not described herein again.
Finally, it should also be noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrases "comprising a," "8230," "8230," or "comprising" does not exclude the presence of additional like elements in a process, method, article, or apparatus that comprises the element.
The method, the system and the related components for optimizing the high-speed signal equalization parameters provided by the invention are described in detail above, a specific example is applied in the text to explain the principle and the implementation of the invention, and the description of the above embodiment is only used for helping to understand the method and the core idea of the invention; meanwhile, for a person skilled in the art, according to the idea of the present invention, the specific embodiments and the application range may be changed, and in summary, the content of the present specification should not be construed as a limitation to the present invention.
Claims (8)
1. A method for optimizing equalization parameters of a high-speed signal, comprising:
acquiring an original waveform of a current high-speed signal which normally works under topology;
setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested;
performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
determining the compensation result with the optimal effect from all the compensation results, and determining the equalization parameter to be measured corresponding to the compensation result as the optimal equalization parameter so as to apply the optimal equalization parameter to an equalization method;
the process of determining the compensation result with the best effect from all the compensation results comprises the following steps:
determining the compensation result with the optimal effect from all the compensation results by using a minimum mean square error algorithm;
the process of determining the compensation result with the best effect from all the compensation results by using the minimum mean square error algorithm includes:
drawing a corresponding eye diagram according to all the compensation results;
and comparing the parameters of the eye diagrams by using a minimum mean square error algorithm, determining the eye diagram with the optimal effect from all the eye diagrams, and determining the compensation result corresponding to the eye diagram as the compensation result with the optimal effect.
2. The method according to claim 1, wherein the setting of the plurality of simulation environments corresponding to the plurality of sets of equalization parameters to be tested comprises:
and selecting parameters and orders of corresponding filters corresponding to multiple groups of equalization parameters to be tested so as to set a plurality of corresponding simulation environments.
3. The method according to claim 1, further comprising, after the drawing the corresponding eye pattern according to all the compensation results:
judging whether each compensation result is effective or not according to the corresponding eye pattern;
if not, the eye pattern is deleted from the eye patterns of all the parameters to be compared.
4. The method for optimizing the equalization parameters of the high-speed signals according to claim 1, wherein after the obtaining of the original waveforms that normally work under the topology of the current high-speed signals and before the setting of the corresponding multiple groups of equalization parameters to be tested, the method further comprises:
and carrying out cubic spline interpolation on the original waveform to obtain the processed original waveform.
5. The method for optimizing high-speed signal equalization parameters according to any one of claims 1 to 4, further comprising:
acquiring a port value corresponding to the topology of the current high-speed signal;
and importing the optimal equalization parameter into a BIOS register through the port value.
6. A high-speed signal equalization parameter optimization system, comprising:
the waveform acquisition module is used for acquiring an original waveform which normally works under the topology of the current high-speed signal;
the environment setting module is used for setting a plurality of corresponding simulation environments corresponding to a plurality of groups of equalization parameters to be tested;
the test module is used for performing compensation test on the original waveform in each simulation environment to obtain a corresponding compensation result;
the optimal determination module is used for determining the compensation result with the optimal effect from all the compensation results, determining the to-be-measured equalization parameter corresponding to the compensation result as the optimal equalization parameter, and applying the optimal equalization parameter to an equalization method;
the optimal determination module is specifically configured to:
determining the compensation result with the optimal effect from all the compensation results by using a minimum mean square error algorithm;
the optimal determination module is specifically configured to:
drawing a corresponding eye pattern according to all the compensation results;
and comparing the parameters of the eye diagrams by using a minimum mean square error algorithm, determining the eye diagram with the optimal effect from all the eye diagrams, and determining the compensation result corresponding to the eye diagram as the compensation result with the optimal effect.
7. A high-speed signal equalization parameter optimization apparatus, comprising:
a memory for storing a computer program;
a processor for implementing the steps of the method for optimizing high speed signal equalization parameters according to any of claims 1 to 5 when executing said computer program.
8. A readable storage medium, having stored thereon a computer program which, when being executed by a processor, carries out the steps of the high speed signal equalization parameter optimization method according to any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110076284.2A CN112804169B (en) | 2021-01-20 | 2021-01-20 | High-speed signal equalization parameter optimization method, system and related components |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110076284.2A CN112804169B (en) | 2021-01-20 | 2021-01-20 | High-speed signal equalization parameter optimization method, system and related components |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112804169A CN112804169A (en) | 2021-05-14 |
| CN112804169B true CN112804169B (en) | 2022-11-04 |
Family
ID=75810816
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110076284.2A Active CN112804169B (en) | 2021-01-20 | 2021-01-20 | High-speed signal equalization parameter optimization method, system and related components |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112804169B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1553588A (en) * | 2003-06-05 | 2004-12-08 | 中兴通讯股份有限公司 | Self-adaptation balancing apparatus for SDH transmission system circuit attenuation compensation |
| CN103064010A (en) * | 2013-01-08 | 2013-04-24 | 浙江大学 | Parameter estimation method for artificial circuit fault component based on Hilbert-Huang transforming (HHT) |
| CN103354475A (en) * | 2013-08-05 | 2013-10-16 | 湖南普天科技有限公司 | Superspeed digital fluorescence serial signal analyzer |
| CN103485978A (en) * | 2013-10-14 | 2014-01-01 | 东南大学 | Control method for compensating electromagnetic torque to realize quick and smooth tracking of maximum wind energy |
| CN103558841A (en) * | 2013-11-05 | 2014-02-05 | 国家电网公司 | RTDS-based closed loop simulation testing method for low-voltage capacitance compensation device controller |
| CN105656822A (en) * | 2016-01-25 | 2016-06-08 | 浪潮(北京)电子信息产业有限公司 | Optimal equilibrium value setting method and system |
| CN106353637A (en) * | 2016-08-19 | 2017-01-25 | 国家电网公司 | Method for fault analysis and location of thyristor controlled reactor of static var compensator |
| CN111737072A (en) * | 2020-06-29 | 2020-10-02 | 苏州浪潮智能科技有限公司 | Eye pattern testing system and system for hard disk TX signal and related components |
-
2021
- 2021-01-20 CN CN202110076284.2A patent/CN112804169B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1553588A (en) * | 2003-06-05 | 2004-12-08 | 中兴通讯股份有限公司 | Self-adaptation balancing apparatus for SDH transmission system circuit attenuation compensation |
| CN103064010A (en) * | 2013-01-08 | 2013-04-24 | 浙江大学 | Parameter estimation method for artificial circuit fault component based on Hilbert-Huang transforming (HHT) |
| CN103354475A (en) * | 2013-08-05 | 2013-10-16 | 湖南普天科技有限公司 | Superspeed digital fluorescence serial signal analyzer |
| CN103485978A (en) * | 2013-10-14 | 2014-01-01 | 东南大学 | Control method for compensating electromagnetic torque to realize quick and smooth tracking of maximum wind energy |
| CN103558841A (en) * | 2013-11-05 | 2014-02-05 | 国家电网公司 | RTDS-based closed loop simulation testing method for low-voltage capacitance compensation device controller |
| CN105656822A (en) * | 2016-01-25 | 2016-06-08 | 浪潮(北京)电子信息产业有限公司 | Optimal equilibrium value setting method and system |
| CN106353637A (en) * | 2016-08-19 | 2017-01-25 | 国家电网公司 | Method for fault analysis and location of thyristor controlled reactor of static var compensator |
| CN111737072A (en) * | 2020-06-29 | 2020-10-02 | 苏州浪潮智能科技有限公司 | Eye pattern testing system and system for hard disk TX signal and related components |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112804169A (en) | 2021-05-14 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104597393A (en) | Determination method and device for highest working frequency of chip | |
| CN110632499B (en) | Test vector generation method based on test object and storage medium | |
| TWI592798B (en) | Inspection system adjusting the sequence of testing items in diagnostic program through log file and method thereof | |
| US11929902B2 (en) | PCIe signal bandwidth determining method, apparatus and device | |
| CN102053898A (en) | Method for testing bus interface on PCIE (Peripheral Component Interface Express) slot of host and read-write test method thereof | |
| CN112996020A (en) | Bluetooth-based automatic testing method and device and Bluetooth testing terminal | |
| CN112804169B (en) | High-speed signal equalization parameter optimization method, system and related components | |
| CN114548027A (en) | Method for tracking signal in verification system, electronic device and storage medium | |
| CN111624475B (en) | Method and system for testing large-scale integrated circuit | |
| CN112506820A (en) | USB port hardware parameter analysis method, device, equipment and storage medium | |
| CN112527578A (en) | SATA chip signal testing method, system and related assembly | |
| CN112395144A (en) | Test method, test system, terminal equipment and readable storage medium | |
| CN114355171B (en) | Reconfigurable chip performance bottleneck detection platform, detection method and electronic equipment | |
| CN101853198B (en) | Detection method, equipment and system of address bus | |
| CN112560393B (en) | Comparison verification method and device of EDA software tool | |
| CN113254290A (en) | Memory particle multidimensional test method, device and system and readable storage medium | |
| CN111597096B (en) | Benchmark test method, system and terminal equipment | |
| CN115062571A (en) | Dynamic selection method, system, equipment and computer readable storage medium for data area of integrated circuit device | |
| CN112131806A (en) | Compilation method for verification design, electronic device and storage medium | |
| CN112649719A (en) | Method, device and equipment for testing linear voltage stabilizer in chip | |
| CN113129995B (en) | EEPROM performance level testing method and device, electronic equipment and medium | |
| CN117574817B (en) | Design automatic verification method, system and verification platform for self-adaptive time sequence change | |
| CN110377971A (en) | A kind of chip drives EQ value optimal value determines method and device | |
| JPH09311877A (en) | Delaying time calculating method and logical simulation device | |
| CN116861829B (en) | Method for locating errors in logic system design and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |