CN112630632B - Implementation method of on-line logic analyzer based on automatic signal pulling - Google Patents
Implementation method of on-line logic analyzer based on automatic signal pulling Download PDFInfo
- Publication number
- CN112630632B CN112630632B CN202011609667.3A CN202011609667A CN112630632B CN 112630632 B CN112630632 B CN 112630632B CN 202011609667 A CN202011609667 A CN 202011609667A CN 112630632 B CN112630632 B CN 112630632B
- Authority
- CN
- China
- Prior art keywords
- port
- logic analyzer
- user
- file
- new
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 238000011161 development Methods 0.000 claims abstract description 11
- 238000005070 sampling Methods 0.000 description 6
- 230000015572 biosynthetic process Effects 0.000 description 4
- 230000007547 defect Effects 0.000 description 4
- 238000003786 synthesis reaction Methods 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 238000004806 packaging method and process Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000012360 testing method Methods 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 230000002194 synthesizing effect Effects 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 238000012163 sequencing technique Methods 0.000 description 1
- 238000004904 shortening Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
- G01R31/3177—Testing of logic operation, e.g. by logic analysers
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
An implementation method of an online logic analyzer based on signal automatic pulling comprises the following steps: opening a logic analyzer, and reading in the synthesized netlist file; the logic analyzer automatically counts all internal signals in the netlist file; selecting internal signals of one or more netlists by a user; the logic analyzer automatically adds a netlist port for each internal signal and connects the port to the corresponding internal signal; the user sets port constraint for some or all selected signals, and the logic analyzer automatically generates port constraint statements; the logic analyzer automatically generates a new netlist file and a new port constraint file, and informs a user of a magnetic disk path where the new netlist file and the new port constraint file are located; after finding a new netlist file and a new port constraint file, a user operates layout wiring to generate a code stream, and the code stream is downloaded to a development board; and the user captures and grabs the real-time signal of the chip through the oscilloscope.
Description
Technical Field
The invention relates to the technical field of digital logic analyzers, in particular to an implementation method of an online logic analyzer based on signal automatic pulling.
Background
In the real-time debugging process of the signal of the operation of the RTL netlist, two online logic analyzers are currently used in a popular way:
1) Signals are captured and grabbed by using an oscilloscope, and the signals can only be port signals of an RTL netlist, and the main implementation scheme is as follows:
firstly, synthesizing and laying out wiring on an RTL netlist to obtain a binary code stream file, then connecting a probe hook of an oscilloscope with a contact pin of a development board, setting a signal trigger condition, a sampling depth, a signal cache size and the like on the oscilloscope, then downloading the code stream file to the development board through a JTAG (joint test action group), immediately executing various instructions in the code stream by a chip after the code stream is successfully downloaded, and sending data to the contact pin of the development board through a port outwards, so that the oscilloscope can receive signal data, and when the trigger condition is met, observing whether a signal level value on the oscilloscope meets an expectation or not, and exporting the signal data and then analyzing by using MATLAB software;
2) The software implemented on-line logic analyzer captures and captures signals, which may be port signals of the RTL netlist or any internal signal, such as ChipScope Pro developed by Xilinx corporation, usa or SignalTap II developed by Altera corporation.
The following generally describes an embodiment of an online logic analyzer implemented by software, taking ChipScope Pro as an example, and the following is a simplified implementation flow of ChipScope Pro:
firstly, an RTL synthesis tool is used for synthesizing an RTL file to obtain a synthesized netlist file, then a trigger condition, a sampling depth and the like are configured on software, then an online logic analyzer can automatically compile and generate a result file (an IP core), then layout and wiring are carried out on the IP core to obtain a code stream file, the code stream file is downloaded to a development board through a JTAG, after the code stream file is successfully downloaded, a chip can immediately execute various instructions in the code stream and send data through a JTAG port, after the IDE software receives the JTAG data, waveform data are finally displayed on a display of a PC in real time through a series of processing such as format conversion, GUI display and the like.
In the process of implementing the present invention, the inventor finds that the prior art has the following defects:
1. the defect of capturing and grabbing real-time signals of the chip by using the oscilloscope is that only port signals of the RTL netlist can be grabbed. Because only the port of the RTL netlist can be constrained to the packaging port of the chip through logic synthesis and layout wiring, signals in the RTL netlist cannot be directly constrained to the packaging port of the chip and cannot be captured by an oscilloscope, and therefore the signal capturing range is greatly limited. If a user wants to capture an internal signal, the user needs to manually modify the RTL netlist or the synthesized netlist, the internal signal is led out through a newly-built port, then the new port is synthesized, the wiring is laid out again, and a code stream is generated.
2. The defects of capturing and grabbing the real-time signals of the chip by the online logic analyzer realized by software mainly comprise the following two aspects:
1) The waveform data length is kept short, generally, dozens of megabytes or hundreds of megabytes of data are kept at most, and an oscilloscope can keep more than 1GB byte of data;
2) The storage of the sampling signal can occupy the logic resource, the memory resource and the wiring resource of the chip, when the width and the depth of signal capture and sampling are large, the resources are seriously occupied, great pressure is brought to layout and wiring, and the layout and wiring failure is caused in serious conditions, so that the sampling requirement of a user cannot be met.
Disclosure of Invention
In view of the above, the main objective of the present invention is to provide an implementation method of an online logic analyzer based on signal automatic pull, so as to partially solve at least one of the above technical problems.
In order to achieve the above object, as an aspect of the present invention, there is provided an implementation method of an online logic analyzer based on signal automatic pulling, including the steps of:
opening a logic analyzer, and reading in the synthesized netlist file;
the logic analyzer automatically counts all internal signals in the netlist file;
selecting internal signals of one or more netlists by a user;
the logic analyzer automatically adds a netlist port for each internal signal and connects the port to the corresponding internal signal;
the user sets port constraint for some or all selected signals, and the logic analyzer automatically generates port constraint statements;
the logic analyzer automatically generates a new netlist file and a new port constraint file, and informs a user of a magnetic disk path where the new netlist file and the new port constraint file are located;
after finding a new netlist file and a new port constraint file, a user operates layout wiring to generate a code stream, and the code stream is downloaded to a development board;
and capturing and grabbing the real-time signal of the chip by a user through the oscilloscope.
When the user selects the internal signals of one or more netlists, if the user selects the repeated internal signals, the logic analyzer prompts error information of 'signal repetition' and guides the user to cancel the operation.
Before setting the port constraint, the logic analyzer lists all candidate items including chip port addresses corresponding to all pins in the development board, and the logic analyzer automatically generates a port constraint statement supported by a layout and wiring tool when the user selects one of the port addresses.
If the user sets a repeated chip port address for a certain signal or a certain chip port address is occupied, the logic analyzer prompts error information and guides the user to cancel the operation.
Based on the technical scheme, compared with the prior art, the implementation method of the online logic analyzer based on signal automatic pulling has at least one of the following beneficial effects:
1. the invention greatly simplifies the flows of manually modifying the netlist and manually creating the port constraint by the user;
2. the invention can avoid the grammar problem caused by manually writing the file by the user;
3. the logic analyzer of the invention greatly improves the efficiency of users in searching internal signals, constructing a new netlist, compiling a port constraint file and the like by automatically counting all internal signals, automatically constructing a netlist port, automatically connecting a port and internal signals, automatically generating a new netlist file, automatically generating a port constraint statement, automatically generating a new port constraint file and the like;
4. the operation object of the logic analyzer is not limited to the netlist after logic synthesis, and is also suitable for the RTL original netlist;
5. the logic analyzer of the invention, through combining with the oscilloscope, not only inherits the advantage of powerful sampling function of the oscilloscope, but also avoids the defects that the layout and the wiring are influenced when the online logic analyzer compiled by software has shorter data retention and larger resource occupation.
Drawings
FIG. 1 is a schematic flow chart diagram of a method for implementing an on-line logic analyzer based on signal automatic pull according to an embodiment of the present invention;
FIG. 2 is a main interface for the actual operation of the logic analyzer according to the embodiment of the present invention;
fig. 3 is an operation interface for adding port constraints to the logic analyzer according to the embodiment of the present invention.
Detailed Description
In order that the objects, technical solutions and advantages of the present invention will become more apparent, the present invention will be further described in detail with reference to the accompanying drawings in conjunction with the following specific embodiments.
The invention provides a novel on-line logic analyzer (hereinafter referred to as an analyzer) based on automatic signal pulling, which can guide a user to select any one or more RTL internal signals, then automatically generate a new RTL port and connect the RTL internal signals selected by the user, simultaneously can guide the user to carry out packaging constraint on the RTL port, and automatically generate a new synthesized netlist and a new port constraint file, thereby greatly simplifying the process of manually leading out the RTL internal signals by the user, avoiding the syntactic problem caused by manually compiling the netlist or the port constraint file, and finally greatly shortening the debugging period of the RTL netlist.
As shown in fig. 1, a schematic flow chart of an implementation method of an online logic analyzer based on signal automatic pulling specifically includes the following steps:
the first step is as follows: opening an analyzer, and reading in a synthesized netlist file;
the second step is that: the analyzer automatically counts all internal signals (wire, reg and other statements) in the netlist file, and displays the internal signals to a user after sequencing in a pull-down list form;
the third step: the user selects one or more internal signals of the netlist, and if the user selects repeated internal signals, the analyzer prompts error information of 'signal repetition' and guides the user to cancel the operation;
the fourth step: the analyzer automatically adds a netlist port for each internal signal and connects the port to the internal signal, so that the internal signal is pulled to the port of the netlist, for example, the following RTL codes exist in the netlist:
module test(a，b，c)；
input a；
input b；
output c；
wire w；
assign w＝a&b；
assign c＝w&！b；
endmodule
the user wants to capture the waveform of the signal of wire w with the analyzer, and then just select the w signal in the analyzer interface, the analyzer will automatically add a port (e.g., named w _ pull) to the w signal and assign the w signal through the assign statement given in verilog syntax, and the modified RTL code is as follows:
module test(a，b，c，w_pull)；
input a；
input b；
output c；
output w_pull；
wire w；
wire w_pull；
assign w＝a&b；
assign c＝w&！b；
assign w_pull＝w；
endmodule
the fifth step: the user can set port constraints for some or all selected signals, before setting, the analyzer can list all candidate items, including chip port addresses corresponding to all contact pins in the development board, the user selects one of the port addresses, the analyzer can automatically generate port constraint statements supported by the layout and wiring tool, and if the user sets repeated chip port addresses for some signal or some chip port address is occupied, the analyzer can prompt error information and guide the user to cancel the operation;
and a sixth step: after the user confirms, the analyzer automatically generates new netlist files and port constraint files according to the operations of the fourth step and the fifth step, and informs the user of the disk paths of the files;
the seventh step: after finding a new netlist file and a new port constraint file, a user operates layout wiring to generate a code stream, and the code stream is downloaded to a development board;
the eighth step: and the user captures and grabs the real-time signal of the chip through the oscilloscope.
Through the steps, the analyzer helps a user to count all internal signals and available port constraint addresses, automatically modify the netlist and automatically generate the port constraint file, and the user only needs to click and select the signals and the ports suitable for the user in the data provided by the analyzer, so that the method is very simple and convenient, and can more quickly verify the design of the user.
As shown in fig. 2, which is a main interface for actual operation of the analyzer, "vqm" in the diagram is actually a netlist file after logic synthesis, and "physical constraint file" is actually a port constraint file. Fig. 3 shows an operation interface for adding port constraints to the analyzer.
The above-mentioned embodiments are intended to illustrate the objects, technical solutions and advantages of the present invention in further detail, and it should be understood that the above-mentioned embodiments are only exemplary embodiments of the present invention and are not intended to limit the present invention, and any modifications, equivalents, improvements and the like made within the spirit and principle of the present invention should be included in the protection scope of the present invention.
Claims (4)
1. An implementation method of an online logic analyzer based on signal automatic pulling is characterized by comprising the following steps:
opening a logic analyzer, and reading in the synthesized netlist file;
the logic analyzer automatically counts all internal signals in the netlist file;
selecting internal signals of one or more netlists by a user;
the logic analyzer automatically adds a netlist port for each internal signal and connects the port to the corresponding internal signal;
the user sets port constraint for some or all selected signals, and the logic analyzer automatically generates port constraint statements;
the logic analyzer automatically generates a new netlist file and a new port constraint file, and informs a user of a magnetic disk path where the new netlist file and the new port constraint file are located;
after finding a new netlist file and a new port constraint file, a user operates layout wiring to generate a code stream, and the code stream is downloaded to a development board;
and capturing and grabbing the real-time signal of the chip by a user through the oscilloscope.
2. The method of claim 1, wherein when the user selects the internal signals of one or more netlists, if the user selects the repeated internal signals, the logic analyzer will prompt a "signal repeat" error message and guide the user to cancel the operation.
3. The method of claim 1, wherein the step of setting port constraints for some or all selected signals is performed by the user, and before setting the port constraints, the logic analyzer lists all candidates, including chip port addresses corresponding to all pins in the development board, and selects one of the port addresses, and the logic analyzer automatically generates a port constraint statement supported by the place and route tool.
4. The method of claim 3, wherein if the user sets a duplicate chip port address for a signal or a chip port address is occupied, the logic analyzer will prompt an error message and direct the user to cancel the operation.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011609667.3A CN112630632B (en) | 2020-12-28 | 2020-12-28 | Implementation method of on-line logic analyzer based on automatic signal pulling |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011609667.3A CN112630632B (en) | 2020-12-28 | 2020-12-28 | Implementation method of on-line logic analyzer based on automatic signal pulling |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112630632A CN112630632A (en) | 2021-04-09 |
| CN112630632B true CN112630632B (en) | 2023-01-13 |
Family
ID=75287648
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011609667.3A Active CN112630632B (en) | 2020-12-28 | 2020-12-28 | Implementation method of on-line logic analyzer based on automatic signal pulling |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112630632B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113947050B (en) * | 2021-08-27 | 2022-09-02 | 芯华章科技股份有限公司 | Method, electronic device, and storage medium for generating formal verification environment |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20050183055A1 (en) * | 2004-02-04 | 2005-08-18 | Nortel Networks Limited | Method and apparatus for automating the design of programmable logic devices |
| US8468477B2 (en) * | 2011-04-28 | 2013-06-18 | International Business Machines Corporation | Logic modification synthesis for high performance circuits |
| CN102768692B (en) * | 2011-05-06 | 2015-02-04 | 中国科学院微电子研究所 | Navigation layout wiring method applied to FPGA test |
| CN102779194A (en) * | 2011-05-10 | 2012-11-14 | 中国科学院微电子研究所 | Code stream generation method and device of FPGA structure based on SOI |
| CN105574219B (en) * | 2014-10-10 | 2018-08-21 | 上海华虹宏力半导体制造有限公司 | The method of non-standard cell library logic unit automatic placement and routing |
| CN106599499A (en) * | 2016-12-21 | 2017-04-26 | 中国航空工业集团公司雷华电子技术研究所 | Method for automatically generating XilinxFPGA constraint file |
| CN110069827B (en) * | 2019-03-28 | 2020-02-21 | 广东高云半导体科技股份有限公司 | Layout and wiring method and device for FPGA (field programmable Gate array) online logic analyzer |
-
2020
- 2020-12-28 CN CN202011609667.3A patent/CN112630632B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN112630632A (en) | 2021-04-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN109739766B (en) | System and method for rapidly building FPGA digital simulation model | |
| US9064068B1 (en) | Debuggable opaque IP | |
| US6389558B1 (en) | Embedded logic analyzer for a programmable logic device | |
| US7222315B2 (en) | Hardware-based HDL code coverage and design analysis | |
| US8607174B2 (en) | Verification module apparatus to serve as a prototype for functionally debugging an electronic design that exceeds the capacity of a single FPGA | |
| JPH11296403A (en) | Improved embedded logic analyzer | |
| CN110632499B (en) | Test vector generation method based on test object and storage medium | |
| CN112444731B (en) | Chip testing method and device, processor chip and server | |
| Hutchings et al. | Designing and debugging custom computing applications | |
| CN116341428B (en) | Method for constructing reference model, chip verification method and system | |
| CN112378420A (en) | Signal simulation method and system for automobile navigation test and electronic equipment | |
| CN115496034A (en) | Multi-mode GPU joint simulation system | |
| CN112630632B (en) | Implementation method of on-line logic analyzer based on automatic signal pulling | |
| CN115686655A (en) | Joint simulation system for GPU IP verification | |
| CN115719047A (en) | Joint simulation system based on waveform GPU | |
| CN111400169A (en) | Method and system for automatically generating netlist file for testing software and hardware | |
| CN115656791A (en) | Test method and test platform for chip testability design | |
| CN115684896A (en) | Chip testability design test method, test platform, and generation method and device thereof | |
| CN115688676A (en) | TLM-based GPU joint simulation system | |
| CN114239459B (en) | Processing method, device, equipment and medium for FPGA prototype design file | |
| CN109255161B (en) | Method for generating NOD netlist file from NET netlist file | |
| JPH11134215A (en) | System and method for discriminating taken-in sample | |
| CN115684894B (en) | Test method and test platform for chip testability design | |
| US20120110526A1 (en) | Method and Apparatus for Tracking Uncertain Signals | |
| CN116629171A (en) | FPGA chip debugging method and device based on synthesized netlist |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |