CN112579040B - Recording method of embedded equipment and related product - Google Patents

Recording method of embedded equipment and related product Download PDF

Info

Publication number
CN112579040B
CN112579040B CN202011573998.6A CN202011573998A CN112579040B CN 112579040 B CN112579040 B CN 112579040B CN 202011573998 A CN202011573998 A CN 202011573998A CN 112579040 B CN112579040 B CN 112579040B
Authority
CN
China
Prior art keywords
data
fifo
recording
memory
processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202011573998.6A
Other languages
Chinese (zh)
Other versions
CN112579040A (en
Inventor
黄瑞
李京
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Spreadtrum Semiconductor Chengdu Co Ltd
Original Assignee
Spreadtrum Semiconductor Chengdu Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Spreadtrum Semiconductor Chengdu Co Ltd filed Critical Spreadtrum Semiconductor Chengdu Co Ltd
Priority to CN202011573998.6A priority Critical patent/CN112579040B/en
Publication of CN112579040A publication Critical patent/CN112579040A/en
Application granted granted Critical
Publication of CN112579040B publication Critical patent/CN112579040B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10527Audio or video recording; Data buffering arrangements
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/10527Audio or video recording; Data buffering arrangements
    • G11B2020/10537Audio or video recording
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Telephone Function (AREA)

Abstract

The embodiment of the application provides a recording method of an embedded device and a related product, wherein the method comprises the following steps: after receiving the recording data, inputting the recording data into a first-in first-out fifo buffer; and if the fifo cache is full, executing write-in operation on the data cached in the fifo, and if the suspension or the end key is triggered, discarding the data stored in the fifo. The technical scheme provided by the application has the advantage of improving the audio recording quality.

Description

Recording method of embedded equipment and related product
Technical Field
The present application relates to the field of audio processing technologies, and in particular, to a recording method for an embedded device and a related product.
Background
In some recording embedded devices with physical keys, when recording is paused/stopped, physical key tones are recorded due to the fact that the existing keys are used, and the sending and processing of the recording stopping messages are performed. When the user quickly and continuously starts and stops recording in a recording session, the recording file will produce a noise of intermittent clicks. The noise is different from the environmental background noise and cannot be removed by a filtering algorithm or filtering hardware, so that the recording effect of the existing recording embedded equipment with the physical keys is poor.
Disclosure of Invention
The embodiment of the application discloses a recording method of embedded equipment and a related product, which can remove physical key tones from recording and improve the recording effect of the physical key-pressed recording embedded equipment.
In a first aspect, a sound recording method for an embedded device is provided, where the method is applied to the embedded device, and the method includes:
after receiving the recording data, inputting the recording data into a first-in first-out fifo buffer memory;
and if the fifo cache is full, executing write-in operation on the data cached in the fifo, and if the suspension or the end key is triggered, discarding the data stored in the fifo.
In a second aspect, a sound recording apparatus for an embedded device is provided, where the apparatus is applied to the embedded device, and the apparatus includes:
the receiving unit is used for inputting the recording data into a first-in first-out fifo buffer after receiving the recording data;
and the processing unit is used for executing write operation on the data cached in the fifo if the fifo cache is full, and discarding the data stored in the fifo if the key is suspended or finished.
In a third aspect, there is provided an electronic device comprising a processor, a memory, a communication interface, and one or more programs stored in the memory and configured to be executed by the processor, the programs comprising instructions for performing the steps of the method of the first aspect.
In a fourth aspect, a computer-readable storage medium is provided, storing a computer program for electronic data exchange, wherein the computer program causes a computer to perform the method of the first aspect.
In a fifth aspect, there is provided a computer program product, wherein the computer program product comprises a non-transitory computer readable storage medium storing a computer program operable to cause a computer to perform some or all of the steps as described in the first aspect of an embodiment of the present application. The computer program product may be a software installation package.
The method and the device for recording the audio file add special fifo in a certain link before the audio file is finally written in, and temporarily cache the audio data. When the fifo is full of memory, the recording file is written, and after the triggering of the ending key is determined, the data in the fifo is discarded after the recording is ended (the data in the fifo at this moment is the audio data of the physical key tone), so that the noise of the physical key can be eliminated, and the storage effect of the audio data is further improved.
Drawings
The drawings used in the embodiments of the present application are described below.
FIG. 1 is a schematic diagram of a recording of an embedded device with physical keys;
fig. 2 is a schematic flowchart of a recording method of an embedded device provided in the present application;
FIG. 3 is a schematic diagram of a recording of an embedded device providing physical keys according to an embodiment of the present application;
fig. 4 is a schematic flowchart illustrating a recording method of an embedded device according to an embodiment of the present application;
fig. 5 is a schematic structural diagram of a sound recording apparatus of an embedded device according to an embodiment of the present application;
fig. 6 is a schematic structural diagram of an electronic device according to an embodiment of the present application.
Detailed Description
The embodiments of the present application will be described below with reference to the drawings.
The term "and/or" in this application is only one kind of association relationship describing the association object, and means that there may be three kinds of relationships, for example, a and/or B, and may mean: a exists alone, A and B exist simultaneously, and B exists alone. In addition, the character "/" in this document indicates that the former and latter related objects are in an "or" relationship.
The "plurality" appearing in the embodiments of the present application means two or more. The descriptions of the first, second, etc. appearing in the embodiments of the present application are only for illustrating and differentiating the objects, and do not represent the order or the particular limitation of the number of the devices in the embodiments of the present application, and do not constitute any limitation to the embodiments of the present application. The term "connect" in the embodiments of the present application refers to various connection manners, such as direct connection or indirect connection, to implement communication between devices, which is not limited in this embodiment of the present application.
The embedded device is composed of hardware and software and is a device capable of operating independently. The software content only comprises a software running environment and an operating system thereof. The hardware content includes various contents including a signal processor, a memory, a communication module, and the like. Compared with a general computer processing system, the embedded system has larger difference, and cannot realize the large-capacity storage function because no matched large-capacity medium exists, most of the adopted storage media comprise E-PROM, EEPROM DENG and the like, and the software part takes an API (application programming interface) as the core of a development platform. The embedded device is generally a device with physical keys.
Referring to fig. 1, fig. 1 is a schematic recording diagram of an embedded device with physical keys, and as shown in fig. 1, an ADC transmits PCM (Pulse Code Modulation) data to software to perform voice algorithm processing (including but not limited to CVS), and a recording file is finally generated after a series of operations such as encode and mux (mixed stream) are performed after the algorithm.
Encode: and encoding, namely encoding the audio PCM data into data streams in different file formats.
Mux: and (3) mixing, namely packaging the mixed flow of the audio data flow after the encode into a specific file format.
Referring to fig. 2, fig. 2 provides a recording method for an embedded device, which is applied to an embedded device with physical keys, and the method includes the following steps:
step S201, after receiving the recording data, inputting the recording data into fifo (first in, first out, first in first out) buffer;
and step S202, if the fifo buffer is full, writing the data cached in the fifo buffer, and if the key is suspended or finished to trigger, discarding the data stored in the fifo buffer.
The technical scheme provided by the application is that a special fifo is added in a certain link before the audio file is finally written in, and the audio data is temporarily cached. And after the fifo is fully stored, writing operation of the recording file is carried out, and after the triggering of the button is determined to be finished, the data in the fifo is discarded after the recording is finished (the data in the fifo at this moment is the audio data of the physical button sound), so that the noise of the physical button can be eliminated, and the storage effect of the audio data is improved.
To facilitate the storage of the audio data of the physical key tones, in an alternative,
the fifo buffer includes n frame data.
In order to better eliminate the physical key tones, in an optional scheme, the method further includes:
and configuring the value of n according to the actual position of the pause or end key.
The value of n is configured according to the sound of the physical key (e.g. pause or end), and then the length of the key sound can be determined according to the actual position, and the corresponding value of n is configured.
In an alternative arrangement, the first and second electrodes may be,
the recording data is data obtained by performing ADC (analog to digital converter) coding and Pulse Code Modulation (PCM) on collected audio data.
In order to implement the write operation, in an optional scheme, the write operation specifically includes:
and executing the encoded encode and the mixed flow mux to obtain the finally generated sound recording file.
Example one
An embodiment of the present application provides an audio recording method for an embedded device, which may be executed by an embedded device having a physical key, and the flow of the method is shown in fig. 3, referring to fig. 3, the embodiment shown in fig. 3 is that a fifo buffer is added to the embodiment shown in fig. 1, that is, an audio frame processed by a CVS is first stored in the fifo buffer, and when n frame data is stored fully, the audio frame is input to a subsequent write operation. The specific operation steps are shown in fig. 4, and comprise the following steps:
s401, the embedded device executes ADC coding and speech algorithm processing on the collected original audio to obtain an audio frame;
step S402, the embedded device stores the audio frame in a fifo buffer, wherein the fifo buffer comprises n frame data;
and S403, after the embedded device determines that the fifo buffer is full, executing the encode and the mux to obtain a finally generated audio file, and if the key triggering is stopped or ended, discarding the data of the fifo buffer.
The method and the device for recording the audio file add special fifo in a certain link before the audio file is finally written in, and temporarily cache the audio data. When the fifo is full of memory, the recording file is written, and after the triggering of the ending key is determined, the data in the fifo is discarded after the recording is ended (the data in the fifo at this moment is the audio data of the physical key tone), so that the noise of the physical key can be eliminated, and the storage effect of the audio data is further improved.
Referring to fig. 5, fig. 5 provides a sound recording apparatus for an embedded device, the apparatus being applied to the embedded device, the apparatus including:
a receiving unit 501, configured to input the recording data into a first-in first-out fifo buffer after receiving the recording data;
the processing unit 502 is configured to perform a write operation on the data cached in the fifo if the fifo cache is full, and discard the data stored in the fifo if the key is suspended or triggered.
To facilitate storing the audio data of the physical key tones, in an alternative,
the fifo buffer includes n frame data.
In order to better eliminate the physical key tones, in an alternative scheme, the apparatus may further include:
a configuration unit 503, configured to configure the value of n according to the actual position of the pause or end key.
In an alternative arrangement, the first and second electrodes may be,
the recording data is data obtained by performing ADC (analog to digital converter) coding and Pulse Code Modulation (PCM) on collected audio data.
To implement a write operation, in an alternative arrangement,
the processing unit 502 is specifically configured to execute the encoded encode and the mixed stream mux to obtain a final generated sound recording file.
It will be appreciated that the user equipment, in order to carry out the above-described functions, comprises corresponding hardware and/or software modules for performing the respective functions. The present application can be realized in hardware or a combination of hardware and computer software in connection with the exemplary algorithm steps described in connection with the embodiments disclosed herein. Whether a function is performed as hardware or computer software drives hardware depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, with the embodiment described in connection with the particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
In this embodiment, the electronic device may be divided into functional modules according to the method example, for example, each functional module may be divided corresponding to each function, or two or more functions may be integrated into one processing module. The integrated module may be implemented in the form of hardware. It should be noted that the division of the modules in this embodiment is schematic, and is only a logic function division, and there may be another division manner in actual implementation.
In the case of dividing each functional module by corresponding functions, the receiving unit 501, the processing unit 502, and the configuring unit 503 can be used to support the user equipment to perform the steps shown in fig. 2 and the refinement of the embodiment shown in fig. 2.
It should be noted that all relevant contents of each step related to the above method embodiment may be referred to the functional description of the corresponding functional module, and are not described herein again.
In case an integrated unit is employed, the user equipment may comprise a processing module and a storage module. The processing module may be configured to control and manage an action of the user equipment, and for example, may be configured to support the electronic equipment to perform the steps performed by the receiving unit 501, the processing unit 502, and the configuring unit 503. The memory module can be used to support the electronic device in executing stored program codes and data, etc.
The processing module may be a processor or a controller, among others. Which may implement or perform the various illustrative logical blocks, modules, and circuits described in connection with the disclosure. A processor may also be a combination of computing functions, e.g., a combination comprising one or more microprocessors, digital Signal Processing (DSP) and microprocessors, or the like. The storage module may be a memory. The communication module may specifically be a radio frequency circuit, a bluetooth chip, a Wi-Fi chip, or other devices that interact with other electronic devices.
It should be understood that the interface connection relationship between the modules illustrated in the embodiments of the present application is only an exemplary illustration, and does not form a structural limitation on the user equipment. In other embodiments of the present application, the user equipment may also adopt different interface connection manners or a combination of multiple interface connection manners in the above embodiments.
Referring to fig. 6, fig. 6 is an electronic device 60 provided in an embodiment of the present application, where the electronic device 60 includes a processor 601, a memory 602, and a communication interface 603, and the processor 601, the memory 602, and the communication interface 603 are connected to each other through a bus.
The memory 602 includes, but is not limited to, a Random Access Memory (RAM), a read-only memory (ROM), an erasable programmable read-only memory (EPROM), or a portable read-only memory (CD-ROM), and the memory 602 is used for related computer programs and data. The communication interface 603 is used for receiving and transmitting data.
The processor 601 may be one or more Central Processing Units (CPUs), and in the case that the processor 601 is one CPU, the CPU may be a single-core CPU or a multi-core CPU.
Processor 601 may include one or more processing units, such as: the processing unit may include an Application Processor (AP), a modem processor, a Graphics Processor (GPU), an Image Signal Processor (ISP), a controller, a video codec, a Digital Signal Processor (DSP), a baseband processor, and/or a neural-Network Processing Unit (NPU), among others. Wherein the different processing units may be separate components or may be integrated in one or more processors. In some embodiments, the user equipment may also include one or more processing units. The controller can generate an operation control signal according to the instruction operation code and the time sequence signal to complete the control of instruction fetching and instruction execution. In other embodiments, a memory may also be provided in the processing unit for storing instructions and data. The memory in the processing unit may be, for example, a cache memory. The memory may hold instructions or data that have just been used or recycled by the processing unit. If the processing unit needs to use the instruction or data again, it can be called directly from the memory. This avoids repeated accesses and reduces the latency of the processing unit, thereby improving the efficiency with which the user equipment processes data or executes instructions.
In some embodiments, processor 601 may include one or more interfaces. The interface may include an inter-integrated circuit (I2C) interface, an inter-integrated circuit audio (I2S) interface, a Pulse Code Modulation (PCM) interface, a universal asynchronous receiver/transmitter (UART) interface, a Mobile Industry Processor Interface (MIPI), a general-purpose-output (GPIO) interface, a SIM card interface, and/or a USB interface. The USB interface is an interface conforming to the USB standard specification, and may specifically be a Mini USB interface, a Micro USB interface, a USB Type C interface, or the like. The USB interface can be used for connecting a charger to charge the user equipment, and can also be used for transmitting data between the user equipment and the peripheral equipment. The USB interface can also be used for connecting an earphone and playing audio through the earphone.
If the electronic device 60 is a terminal side device, such as a user device, the processor 601 in the electronic device 60 is configured to read the computer program code stored in the memory 602, and perform the following operations:
after receiving the recording data, inputting the recording data into fifo (first in, first out, first in first out) buffer;
and if the fifo cache is full, executing write-in operation on the data cached in the fifo, and if the suspension or the end key is triggered, discarding the data stored in the fifo.
All relevant contents of each scene related to the method embodiment may be referred to the functional description of the corresponding functional module, and are not described herein again.
The embodiment of the present application further provides a chip system, where the chip system includes at least one processor, a memory and an interface circuit, where the memory, the transceiver and the at least one processor are interconnected by a line, and the at least one memory stores a computer program; when the computer program is executed by the processor, the method flows shown in fig. 2 and fig. 3 are realized.
Embodiments of the present application further provide a computer-readable storage medium, where a computer program is stored, and when the computer program runs on a network device, the method flows shown in fig. 2 and fig. 3 are implemented.
Embodiments of the present application further provide a computer program product, where when the computer program product runs on a terminal, the method flows shown in fig. 2 and fig. 3 are implemented.
The present embodiments also provide an electronic device, including a processor, a memory, a communication interface, and one or more programs, which are stored in the memory and configured to be executed by the processor, and include instructions for executing the steps in the methods of the embodiments shown in fig. 2 and 3.
The above description has introduced the solution of the embodiment of the present application mainly from the perspective of the method-side implementation process. It will be appreciated that the electronic device, in order to implement the above-described functionality, may include corresponding hardware structures and/or software templates for performing the respective functions. Those of skill in the art will readily appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments provided herein may be implemented as hardware or combinations of hardware and computer software. Whether a function is performed in hardware or computer software drives hardware depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present application.
In the embodiment of the present application, the electronic device may be divided into the functional units according to the method example, for example, each functional unit may be divided corresponding to each function, or two or more functions may be integrated into one processing unit. The integrated unit can be realized in a form of hardware, and can also be realized in a form of a software functional unit. It should be noted that the division of the unit in the embodiment of the present application is schematic, and is only a logic function division, and there may be another division manner in actual implementation.
It should be noted that for simplicity of description, the above-mentioned embodiments of the method are described as a series of acts, but those skilled in the art should understand that the present application is not limited by the described order of acts, as some steps may be performed in other orders or simultaneously according to the present application. Further, those skilled in the art will appreciate that the embodiments described in the specification are presently preferred and that no acts or templates referred to are necessarily required for this application.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
In the embodiments provided in the present application, it should be understood that the disclosed apparatus may be implemented in other manners. For example, the above-described apparatus embodiments are merely illustrative, and for example, the division of the above-described units is only one type of logical functional division, and other divisions may be realized in practice, for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection of some interfaces, devices or units, and may be an electric or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one position, or may be distributed on multiple network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, functional units in the embodiments of the present application may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit. The integrated unit may be implemented in the form of hardware, or may also be implemented in the form of a software functional unit.
The integrated unit may be stored in a computer readable memory if it is implemented in the form of a software functional unit and sold or used as a separate product. Based on such understanding, the technical solutions of the present application, which are essential or part of the technical solutions contributing to the prior art, or all or part of the technical solutions, may be embodied in the form of a software product, which is stored in a memory and includes several instructions for causing a computer device (which may be a personal computer, a server, or a network device, etc.) to execute all or part of the steps of the above methods of the embodiments of the present application. And the aforementioned memory comprises: a U-disk, a Read-Only Memory (ROM), a Random Access Memory (RAM), a removable hard disk, a magnetic or optical disk, and other various media capable of storing program codes.
Those skilled in the art will appreciate that all or part of the steps in the methods of the above embodiments may be implemented by associated hardware instructed by a program, which may be stored in a computer-readable memory, which may include: flash Memory disks, read-Only memories (ROMs), random Access Memories (RAMs), magnetic or optical disks, and the like.

Claims (6)

1. A recording method of an embedded device is characterized in that the method is applied to the embedded device, and comprises the following steps:
after receiving the recording data, inputting the recording data into a first-in first-out fifo buffer;
if the fifo cache is full, writing the data cached in the fifo into the cache, and if the key is paused or ended for triggering, discarding the data stored in the fifo;
the fifo buffer comprises n frame data;
and configuring the value of n according to the actual position of the pause or end key.
2. The method of claim 1,
the recording data is data obtained by performing ADC (analog to digital converter) coding and Pulse Code Modulation (PCM) on collected audio data.
3. The method of claim 1, wherein the write operation specifically comprises:
and executing the encoded encode and the mixed flow mux to obtain the finally generated sound recording file.
4. The recording device of the embedded equipment is characterized in that the device is applied to the embedded equipment, and the device comprises:
the receiving unit is used for inputting the recording data into a first-in first-out fifo buffer after receiving the recording data;
the processing unit is used for executing write-in operation on the data cached in the fifo if the fifo cache is full, and discarding the data stored in the fifo if the key is suspended or finished;
the fifo buffer comprises n frame data;
and the configuration unit is used for configuring the value of n according to the actual position of the pause or end key.
5. An electronic device comprising a processor, memory, a communication interface, and one or more programs stored in the memory and configured to be executed by the processor, the programs including instructions for performing the steps of the method of any of claims 1-3.
6. A computer-readable storage medium, in which a computer program is stored which, when run on a user equipment, performs the method of any one of claims 1-3.
CN202011573998.6A 2020-12-25 2020-12-25 Recording method of embedded equipment and related product Active CN112579040B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011573998.6A CN112579040B (en) 2020-12-25 2020-12-25 Recording method of embedded equipment and related product

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011573998.6A CN112579040B (en) 2020-12-25 2020-12-25 Recording method of embedded equipment and related product

Publications (2)

Publication Number Publication Date
CN112579040A CN112579040A (en) 2021-03-30
CN112579040B true CN112579040B (en) 2023-03-14

Family

ID=75140761

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011573998.6A Active CN112579040B (en) 2020-12-25 2020-12-25 Recording method of embedded equipment and related product

Country Status (1)

Country Link
CN (1) CN112579040B (en)

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0017715A2 (en) * 1979-04-02 1980-10-29 International Business Machines Corporation Processing, recording and transmitting system for key-board entered data
JPH07334431A (en) * 1994-06-10 1995-12-22 Nec Corp Fifo memory device and method for improving reliability
CN101131847A (en) * 2006-08-24 2008-02-27 联发科技股份有限公司 Multimedia play system, fifo storage and control system and method for storing multimedia data
CN102163448A (en) * 2010-02-24 2011-08-24 三洋电机株式会社 Sound recording device
CN103024221A (en) * 2012-11-27 2013-04-03 华为终端有限公司 Method, terminal and server for recording group talk
CN106303644A (en) * 2016-09-08 2017-01-04 康佳集团股份有限公司 A kind of voice remote controller and the method for voice collecting, system
CN110806925A (en) * 2018-08-06 2020-02-18 成都鼎桥通信技术有限公司 Audio playing method and equipment
CN110838296A (en) * 2019-11-18 2020-02-25 锐迪科微电子科技(上海)有限公司 Recording process control method, system, electronic device and storage medium
CN111312306A (en) * 2020-04-17 2020-06-19 兰州立云信息科技有限公司 Recording pen and recording pen system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103841002B (en) * 2012-11-22 2018-08-03 腾讯科技(深圳)有限公司 Voice transmission method, terminal, voice server and voice-transmission system
CN104679386B (en) * 2015-02-13 2018-09-04 小米科技有限责任公司 The method and apparatus of recording processing
CN109413215A (en) * 2018-12-24 2019-03-01 苏州思必驰信息科技有限公司 Method of data synchronization and system for sound pick-up outfit and user terminal

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0017715A2 (en) * 1979-04-02 1980-10-29 International Business Machines Corporation Processing, recording and transmitting system for key-board entered data
JPH07334431A (en) * 1994-06-10 1995-12-22 Nec Corp Fifo memory device and method for improving reliability
CN101131847A (en) * 2006-08-24 2008-02-27 联发科技股份有限公司 Multimedia play system, fifo storage and control system and method for storing multimedia data
CN102163448A (en) * 2010-02-24 2011-08-24 三洋电机株式会社 Sound recording device
CN103024221A (en) * 2012-11-27 2013-04-03 华为终端有限公司 Method, terminal and server for recording group talk
CN106303644A (en) * 2016-09-08 2017-01-04 康佳集团股份有限公司 A kind of voice remote controller and the method for voice collecting, system
CN110806925A (en) * 2018-08-06 2020-02-18 成都鼎桥通信技术有限公司 Audio playing method and equipment
CN110838296A (en) * 2019-11-18 2020-02-25 锐迪科微电子科技(上海)有限公司 Recording process control method, system, electronic device and storage medium
CN111312306A (en) * 2020-04-17 2020-06-19 兰州立云信息科技有限公司 Recording pen and recording pen system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
基于USB音频类的嵌入式语音终端设计;罗巍;《中国优秀硕士论文电子期刊网 信息科技辑》;20091115;I138-992 *

Also Published As

Publication number Publication date
CN112579040A (en) 2021-03-30

Similar Documents

Publication Publication Date Title
US10603586B2 (en) Voice communication method and system in game applications
EP3629561A1 (en) Data transmission method and system, and bluetooth headphone
CN101882116A (en) Method for realizing audio transmission and mobile terminal
CN106331733A (en) Desktop cloud terminal's audio and video data real-time processing method and system
CN110704202A (en) Multimedia recording data sharing method and terminal equipment
US20120110234A1 (en) Multi-protocol bus interface device
US20080291209A1 (en) Encoding Multi-media Signals
WO2017107427A1 (en) Terminal equipment control method, device, and equipment, and non-volatile computer storage medium
WO2017107428A1 (en) Terminal device control method, apparatus and equipment, and non-volatile computer storage medium
CN111651384A (en) Register reading and writing method, chip, subsystem, register group and terminal
CN114006894A (en) Data processing system, method, electronic device, and computer storage medium
CN112579038A (en) Built-in recording method and device, electronic equipment and storage medium
CN112579040B (en) Recording method of embedded equipment and related product
CN105897666A (en) Real time voice receiving device and delay reduction method for real time voice conversations
CN114155119A (en) Data processing system, method, electronic device, and computer storage medium
CN112527430A (en) Data deployment method and related device
CN110035167B (en) Recording method and related device
CN103533672B (en) A kind of wireless karaoke OK system and its internal data exchange method
CN112887155B (en) QoS (quality of service) associated information synchronization method and related product
CN112689194B (en) Functional machine video music matching method and device, terminal equipment and storage medium
CN114639392A (en) Audio processing method and device, electronic equipment and storage medium
CN112558885B (en) Memory using method of functional mobile phone and related product
CN115334053B (en) Method for realizing associated screen projection in cloud conference and related products
CN112783438B (en) Memory using method of functional mobile phone and related products
CN117435532B (en) Copying method, device and storage medium based on video hardware acceleration interface

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant