CN112510088B - Trench gate enhanced GaN-based HEMT device and preparation method thereof - Google Patents
Trench gate enhanced GaN-based HEMT device and preparation method thereof Download PDFInfo
- Publication number
- CN112510088B CN112510088B CN202011384556.7A CN202011384556A CN112510088B CN 112510088 B CN112510088 B CN 112510088B CN 202011384556 A CN202011384556 A CN 202011384556A CN 112510088 B CN112510088 B CN 112510088B
- Authority
- CN
- China
- Prior art keywords
- layer
- hemt device
- shaped groove
- resistant
- strip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000002360 preparation method Methods 0.000 title claims abstract description 11
- 230000004888 barrier function Effects 0.000 claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 14
- 238000000034 method Methods 0.000 claims description 10
- 238000004519 manufacturing process Methods 0.000 claims description 6
- 238000001259 photo etching Methods 0.000 claims description 6
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 3
- 239000000463 material Substances 0.000 claims description 2
- 238000005530 etching Methods 0.000 abstract description 12
- 229910002601 GaN Inorganic materials 0.000 description 19
- 229910002704 AlGaN Inorganic materials 0.000 description 10
- 238000002488 metal-organic chemical vapour deposition Methods 0.000 description 3
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 2
- ATUOYWHBWRKTHZ-UHFFFAOYSA-N Propane Chemical compound CCC ATUOYWHBWRKTHZ-UHFFFAOYSA-N 0.000 description 2
- 229910004205 SiNX Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- KRHYYFGTRYWZRS-UHFFFAOYSA-M Fluoride anion Chemical compound [F-] KRHYYFGTRYWZRS-UHFFFAOYSA-M 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 229910052799 carbon Inorganic materials 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000002248 hydride vapour-phase epitaxy Methods 0.000 description 1
- 238000005468 ion implantation Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000003071 parasitic effect Effects 0.000 description 1
- 230000010287 polarization Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 239000001294 propane Substances 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0684—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape, relative sizes or dispositions of the semiconductor regions or junctions between the regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
- H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
- H01L29/42312—Gate electrodes for field effect devices
- H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
- H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
- H01L29/42356—Disposition, e.g. buried gate electrode
- H01L29/4236—Disposition, e.g. buried gate electrode within a trench, e.g. trench gate electrode, groove gate electrode
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
The invention provides a trench gate enhanced GaN-based HEMT device and a preparation method thereof, wherein the HEMT device sequentially comprises a substrate layer, a buffer layer, a first voltage-resistant layer, a strip mask layer, a second voltage-resistant layer, a channel layer, a barrier layer, a PGaN layer, a source electrode, a drain electrode and a grid electrode from bottom to top, wherein the strip mask layer is positioned in a preset area on the surface of the first voltage-resistant layer, a V-shaped groove is formed in the upper surface of the channel layer, and the V-shaped groove is positioned above the strip mask layer; the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer; the PGaN layer is positioned on the surface of the V-shaped groove, the grid electrode is positioned on the surface of the PGaN layer, and the source electrode and the drain electrode are positioned on the surface of the channel layer. The problem of etching damage caused by barrier etching in the existing p-type trench gate enhanced HEMT device is effectively solved.
Description
Technical Field
The invention relates to the technical field of semiconductors, in particular to a trench gate enhanced GaN-based HEMT device and a preparation method thereof.
Background
Compared with the depletion type GaN-based HEMT, the enhancement type HEMT has the important advantages of failure protection and simple driving. The method for realizing the enhanced HEMT device comprises trench gate, p-type gate, under-gate fluorine ion implantation and a cascade structure cathode. In view of the consistency and repeatability of the production process, enhancement HEMTs that can be introduced into production are p-type trench gate and cap structures. However, both structures still have their own drawbacks, in that the cascode structure cascades a depletion mode HEMT and one low voltage MOSFET, which makes it difficult to operate at high frequencies due to the additional power dissipation introduced and the presence of the cascades parasitic inductance. In contrast, the p-type trench gate design gradually becomes the main stream of the enhanced HEMT device, but the p-type trench gate needs to be etched to thin the AlGaN barrier layer, so that the technical difficulties of accurately controlling the etching depth and sufficiently repairing the etching damage exist at present. Meanwhile, the threshold voltage of the p-type trench gate is difficult to be high and is often less than +2V due to the difficulty of AlGaN barrier etching.
Disclosure of Invention
In order to overcome the defects, the invention provides a trench gate enhanced GaN-based HEMT device and a preparation method thereof, and the problem of etching damage caused by barrier etching in the conventional p-type trench gate enhanced HEMT device is effectively solved.
The technical scheme provided by the invention is as follows:
the trench gate enhanced GaN-based HEMT device comprises a substrate layer, a buffer layer, a first voltage-resistant layer, a strip-shaped mask layer, a second voltage-resistant layer, a channel layer, a barrier layer, a PGaN layer, a source electrode, a drain electrode and a grid electrode from bottom to top in sequence, wherein the strip-shaped mask layer is positioned in a preset area on the surface of the first voltage-resistant layer, a V-shaped groove is formed in the upper surface of the channel layer, and the V-shaped groove is positioned above the strip-shaped mask layer; the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer; the PGaN layer is positioned on the surface of the V-shaped groove, the grid electrode is positioned on the surface of the PGaN layer, and the source electrode and the drain electrode are positioned on the surface of the channel layer.
A preparation method of a trench gate enhanced GaN-based HEMT device comprises the following steps:
sequentially epitaxially growing a buffer layer and a first pressure-resistant layer on the surface of the substrate layer;
growing a strip mask material on the surface of the first pressure-resistant layer, and forming a strip mask layer at a preset position by a photoetching method;
further growing a second pressure-resistant layer;
a channel layer with a V-shaped groove formed on the upper surface grows on the surface of the second pressure-resistant layer;
forming a barrier layer on the surface of the channel layer, and reserving a region for forming a source electrode and a drain electrode on the surface of the barrier layer by photoetching, wherein the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer;
epitaxially growing a PGaN layer on the surface of the V-shaped groove of the barrier layer;
and forming a source electrode and a drain electrode on the surface of the barrier layer respectively, and forming a grid electrode on the surface of the PGaN layer to finish the preparation of the HEMT device.
According to the trench gate enhanced GaN-based HEMT device and the preparation method thereof, provided by the invention, semi-polar trenches are formed on the upper surface of the channel layer and the barrier layer in a mask mode, and then pGaN is selectively grown on the V-shaped trenches. The V-shaped gate and pGaN on the surface of the HEMT device can avoid the problems of etching damage and etching depth control caused by barrier etching, and ensure that damage cannot occur in the etching process. In addition, the AlGaN barrier layer in the V-shaped groove is thinner, and the semipolarity with low polarization intensity can improve the threshold voltage of the enhanced HEMT, so that the problem of low threshold voltage of the existing p-shaped groove gate is effectively solved.
Drawings
Fig. 1 is a schematic structural diagram of a trench gate enhanced GaN-based HEMT device of the invention.
Reference numerals:
101-substrate layer, 102-buffer layer, 103-first voltage-resistant layer, 104-strip mask layer, 105-second voltage-resistant layer, 106-channel layer, 107-barrier layer, 108-PGaN layer.
Detailed Description
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the following description will explain specific embodiments of the present invention with reference to the accompanying drawings. It is evident that the drawings in the following description are only examples of the invention, from which other drawings and other embodiments can be obtained by a person skilled in the art without inventive effort.
As shown in fig. 1, which is a schematic structural diagram of a trench gate enhanced GaN-based HEMT device provided by the invention, it can be seen from the figure that the HEMT device sequentially comprises a substrate layer, a buffer layer, a first voltage-resistant layer, a strip mask layer, a second voltage-resistant layer, a channel layer, a barrier layer, a PGaN layer, a source electrode, a drain electrode and a gate electrode from bottom to top, wherein the strip mask layer is positioned in a preset area on the surface of the first voltage-resistant layer, a V-shaped groove is arranged on the upper surface of the channel layer, and the V-shaped groove is positioned above the strip mask layer; the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer; the PGaN layer is positioned on the surface of the V-shaped groove, the grid electrode is positioned on the surface of the PGaN layer, and the source electrode and the drain electrode are positioned on the surface of the channel layer.
In the HEMT device, the substrate layer may be a semiconductor common substrate such as a silicon substrate, a sapphire substrate, a SiC substrate, and the like. The buffer layer comprises GaN, alN, alNAlGaN, etc. to relieve stress and transition to the subsequent voltage withstanding layer. The first pressure-resistant layer is carbon-doped (including internal doping and external doping) or iron-doped Al x Ga 1-x And N layers, wherein x is more than or equal to 0 and less than or equal to 0.1. The strip mask layer is SiO 2 Layer or SiN x A layer arranged on the edge of the surface of the first pressure-resistant layer<1120>Or alternatively<1100>The width is 2-10 mu m. The second voltage-resistant layer is a carbon-doped or iron-doped GaN layer and is grown in an MOCVD or HVPE mode. The upper surface of the channel layer (unintentionally doped GaN layer) comprises a V-shaped groove, the barrier layer grown on the surface of the channel layer with the V-shaped groove is also provided with the V-shaped groove, the surface in the V-shaped groove is a semi-polar surface, and the thickness of the barrier layer is 1/2-1/5 of the thickness of the horizontal surface ((0001) surface) of the channel layer. The barrier layer is Al x Ga 1-x N layer, 0.1<x<0.4. It should be clear that the thickness of each layer structure is not limited here, and can be adjusted according to practical applications.
The preparation process of the HEMT is described below by way of example:
firstly, placing a (0001) crystal orientation sapphire substrate into an MOCVD reaction chamber, treating the substrate at high temperature, and then growing a buffer layer, wherein the method comprises the following steps: growing a 400nm low-temperature GaN layer at a pressure of 500torr and a temperature of 550 ℃ and growing a 1500nm high-temperature GaN layer at a temperature of 200torr and a temperature of 1050 ℃; then, changing atmosphere to 100torr pressure, charging propane, growing 1000nm external carbon doped high resistance gallium nitride pressure-resistant layer (first pressure-resistant layer); then, growing a strip-shaped SiNx mask layer on the pressure-resistant layer by a photoetching mask method; then changing the conditions to the growth conditions of the second pressure-resistant layer, and continuing to grow a 2000 nm-thick high-resistance gallium nitride pressure-resistant layer in MOCVD; then, further growing a 300nm undoped GaN channel layer on the pressure-resistant layer at 200torr and 1050 ℃, wherein a V-shaped groove is formed on the upper surface of the GaN channel layer grown above the strip-shaped SiNx mask layer; then, a 25% Al component AlGaN barrier layer of 20nm is grown on the GaN channel layer, the AlGaN barrier layer is also provided with a V-shaped groove, the inner surface of the V-shaped groove is a (11-20) semi-polar surface, and the thickness of the V-shaped groove is 1/3 of that of the AlGaN barrier layer of a (0001) surface; thereafter, pGaN with Mg-doped concentration 2e20 was grown on the AlGaN barrier layer at 950 ℃ and 60nm with changing conditions. Finally, forming a source electrode S, a drain electrode D and a grid electrode G by photoetching, developing and evaporating.
The V-shaped AlGaN barrier layer on the surface of the HEMT formed by growth in the method can effectively avoid AlGaN etching, and AlGaN in the V-shaped groove is very thin, so that the threshold voltage of the enhanced HEMT can be improved.
It should be noted that the above embodiments can be freely combined as needed. The foregoing is merely a preferred embodiment of the present invention and it should be noted that modifications and adaptations to those skilled in the art may be made without departing from the principles of the present invention, which are intended to be comprehended within the scope of the present invention.
Claims (10)
1. The trench gate enhanced GaN-based HEMT device is characterized by sequentially comprising a substrate layer, a buffer layer, a first voltage-resistant layer, a strip-shaped mask layer, a second voltage-resistant layer, a channel layer, a barrier layer, a PGaN layer, a source electrode, a drain electrode and a grid electrode from bottom to top, wherein the strip-shaped mask layer is positioned in a preset area on the surface of the first voltage-resistant layer, a V-shaped groove is formed in the upper surface of the channel layer, and the V-shaped groove is positioned right above the strip-shaped mask layer; the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer; the PGaN layer is positioned on the surface of the V-shaped groove, the grid electrode is positioned on the surface of the PGaN layer, and the source electrode and the drain electrode are positioned on the surface of the channel layer.
2. The HEMT device of claim 1, wherein the strip mask layer is SiO 2 Layer or SiN x A layer.
3. The HEMT device of claim 1 or claim 2, wherein the stripe-shaped mask layer has a width along the <1120> or <1100> direction of 2-10 μm.
4. The HEMT device of claim 1, wherein the first voltage resistant layer is carbon-doped or iron-doped Al x Ga 1- x And N layers, wherein x is more than or equal to 0 and less than or equal to 0.1.
5. The HEMT device of claim 1, wherein,
the second pressure-resistant layer is a carbon-doped or iron-doped GaN layer; and/or the number of the groups of groups,
the channel layer is an unintentionally doped GaN layer; and/or the number of the groups of groups,
the barrier layer is Al x Ga 1-x N layer, 0.1<x<0.4。
6. The preparation method of the trench gate enhanced GaN-based HEMT device is characterized by comprising the following steps:
sequentially epitaxially growing a buffer layer and a first pressure-resistant layer on the surface of the substrate layer;
growing a strip mask material on the surface of the first pressure-resistant layer, and forming a strip mask layer at a preset position by a photoetching method;
further growing a second pressure-resistant layer;
a channel layer with a V-shaped groove formed on the upper surface grows on the surface of the second pressure-resistant layer; the V-shaped groove is positioned right above the strip-shaped mask layer;
forming a barrier layer on the surface of the channel layer, and reserving a region for forming a source electrode and a drain electrode on the surface of the barrier layer by photoetching, wherein the thickness of the barrier layer in the V-shaped groove is 1/2-1/5 of the thickness of the horizontal surface of the channel layer;
epitaxially growing a PGaN layer on the surface of the V-shaped groove of the barrier layer;
and forming a source electrode and a drain electrode on the surface of the barrier layer respectively, and forming a grid electrode on the surface of the PGaN layer to finish the preparation of the HEMT device.
7. The method for manufacturing a HEMT device of claim 6, wherein the strip mask layer is SiO 2 Layer or SiN x A layer.
8. The method for manufacturing a HEMT device according to claim 6 or 7, wherein the width of the strip mask layer along the <1120> or <1100> direction is 2-10 μm.
9. The method for manufacturing a HEMT device according to claim 6, wherein the first voltage-resistant layer is carbon-doped or iron-doped Al x Ga 1-x And N layers, wherein x is more than or equal to 0 and less than or equal to 0.1.
10. The method of manufacturing a HEMT device of claim 6,
the second pressure-resistant layer is a carbon-doped or iron-doped GaN layer; and/or the number of the groups of groups,
the channel layer is an unintentionally doped GaN layer; and/or the number of the groups of groups,
the barrier layer is Al x Ga 1-x N layer, 0.1<x<0.4。
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011384556.7A CN112510088B (en) | 2020-12-01 | 2020-12-01 | Trench gate enhanced GaN-based HEMT device and preparation method thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202011384556.7A CN112510088B (en) | 2020-12-01 | 2020-12-01 | Trench gate enhanced GaN-based HEMT device and preparation method thereof |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112510088A CN112510088A (en) | 2021-03-16 |
| CN112510088B true CN112510088B (en) | 2023-08-29 |
Family
ID=74969027
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202011384556.7A Active CN112510088B (en) | 2020-12-01 | 2020-12-01 | Trench gate enhanced GaN-based HEMT device and preparation method thereof |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112510088B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113471283B (en) * | 2021-06-18 | 2024-05-31 | 深圳大学 | Gallium nitride field effect transistor and preparation method thereof |
| CN113707718B (en) * | 2021-07-27 | 2023-11-03 | 华为技术有限公司 | Power device, preparation method thereof and electronic device |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008210836A (en) * | 2007-02-23 | 2008-09-11 | Sanken Electric Co Ltd | Field effect semiconductor device and its fabrication process |
| JP2013077635A (en) * | 2011-09-29 | 2013-04-25 | Sumitomo Electric Ind Ltd | Semiconductor device and manufacturing method of the same |
| JP2014160721A (en) * | 2013-02-19 | 2014-09-04 | Sharp Corp | Field effect transistor |
| JP2014192226A (en) * | 2013-03-26 | 2014-10-06 | Sharp Corp | Epitaxial substrate for electronic device |
| CN105140270A (en) * | 2015-07-29 | 2015-12-09 | 电子科技大学 | Enhancement mode HEMT (high electron mobility transistor) device |
| CN105336770A (en) * | 2014-08-06 | 2016-02-17 | 江西省昌大光电科技有限公司 | Gallium nitride based high electron mobility transistor epitaxial structure and manufacturing method thereof |
| CN206250202U (en) * | 2016-12-22 | 2017-06-13 | 成都海威华芯科技有限公司 | A kind of enhanced GaN HEMT epitaxial material structures |
| CN107680998A (en) * | 2017-10-24 | 2018-02-09 | 江苏华功半导体有限公司 | A kind of GaN base p-type grid HFET devices and preparation method thereof |
| CN108110054A (en) * | 2017-12-22 | 2018-06-01 | 苏州闻颂智能科技有限公司 | A kind of GaN base HEMT device and preparation method thereof |
| CN111564490A (en) * | 2020-05-28 | 2020-08-21 | 西安电子科技大学芜湖研究院 | P-GaN enhanced HEMT device and preparation method thereof |
| CN111755332A (en) * | 2020-08-18 | 2020-10-09 | 松山湖材料实验室 | Enhanced GaN HEMT device and preparation method thereof |
| CN111816704A (en) * | 2020-08-18 | 2020-10-23 | 松山湖材料实验室 | Nano switch device and preparation method thereof |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US11335799B2 (en) * | 2015-03-26 | 2022-05-17 | Chih-Shu Huang | Group-III nitride semiconductor device and method for fabricating the same |
| WO2018120363A1 (en) * | 2016-12-31 | 2018-07-05 | 华南理工大学 | Gan-based enhanced hemt device based on si substrate and manufacturing method therefor |
| CN110034186B (en) * | 2018-01-12 | 2021-03-16 | 中国科学院苏州纳米技术与纳米仿生研究所 | III-nitride enhanced HEMT based on composite barrier layer structure and manufacturing method thereof |
| JP7052503B2 (en) * | 2018-04-05 | 2022-04-12 | 日本電信電話株式会社 | Transistor manufacturing method |
| US10985259B2 (en) * | 2018-12-07 | 2021-04-20 | Gan Systems Inc. | GaN HEMT device structure and method of fabrication |
| CN111384171B (en) * | 2018-12-28 | 2021-07-23 | 中国科学院苏州纳米技术与纳米仿生研究所 | High-channel mobility vertical UMOSFET device and preparation method thereof |
| CN109585545B (en) * | 2019-01-15 | 2020-11-06 | 中山大学 | Enhanced semiconductor device and preparation method thereof |
-
2020
- 2020-12-01 CN CN202011384556.7A patent/CN112510088B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2008210836A (en) * | 2007-02-23 | 2008-09-11 | Sanken Electric Co Ltd | Field effect semiconductor device and its fabrication process |
| JP2013077635A (en) * | 2011-09-29 | 2013-04-25 | Sumitomo Electric Ind Ltd | Semiconductor device and manufacturing method of the same |
| JP2014160721A (en) * | 2013-02-19 | 2014-09-04 | Sharp Corp | Field effect transistor |
| JP2014192226A (en) * | 2013-03-26 | 2014-10-06 | Sharp Corp | Epitaxial substrate for electronic device |
| CN105336770A (en) * | 2014-08-06 | 2016-02-17 | 江西省昌大光电科技有限公司 | Gallium nitride based high electron mobility transistor epitaxial structure and manufacturing method thereof |
| CN105140270A (en) * | 2015-07-29 | 2015-12-09 | 电子科技大学 | Enhancement mode HEMT (high electron mobility transistor) device |
| CN206250202U (en) * | 2016-12-22 | 2017-06-13 | 成都海威华芯科技有限公司 | A kind of enhanced GaN HEMT epitaxial material structures |
| CN107680998A (en) * | 2017-10-24 | 2018-02-09 | 江苏华功半导体有限公司 | A kind of GaN base p-type grid HFET devices and preparation method thereof |
| CN108110054A (en) * | 2017-12-22 | 2018-06-01 | 苏州闻颂智能科技有限公司 | A kind of GaN base HEMT device and preparation method thereof |
| CN111564490A (en) * | 2020-05-28 | 2020-08-21 | 西安电子科技大学芜湖研究院 | P-GaN enhanced HEMT device and preparation method thereof |
| CN111755332A (en) * | 2020-08-18 | 2020-10-09 | 松山湖材料实验室 | Enhanced GaN HEMT device and preparation method thereof |
| CN111816704A (en) * | 2020-08-18 | 2020-10-23 | 松山湖材料实验室 | Nano switch device and preparation method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112510088A (en) | 2021-03-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8575651B2 (en) | Devices having thick semi-insulating epitaxial gallium nitride layer | |
| JP5400266B2 (en) | Field effect transistor | |
| JP4786730B2 (en) | Field effect transistor and manufacturing method thereof | |
| JP2009016655A (en) | Field effect semiconductor device, and manufacturing method thereof | |
| US20110215424A1 (en) | Semiconductor device and manufacturing method thereof | |
| JP2012231003A (en) | Semiconductor device | |
| CN112510088B (en) | Trench gate enhanced GaN-based HEMT device and preparation method thereof | |
| KR20150091706A (en) | Nitride semiconductor and method thereof | |
| JP2012231002A (en) | Semiconductor device | |
| TWI797814B (en) | Semiconductor structure and manufacturing method thereof | |
| KR20150091705A (en) | Nitride semiconductor and method thereof | |
| KR102111459B1 (en) | Nitride semiconductor and method thereof | |
| US8283700B2 (en) | Field effect transistor and manufacturing method thereof | |
| KR102077674B1 (en) | Nitride semiconductor and method thereof | |
| TWI760937B (en) | Semiconductor structure and method of making the same | |
| CN212542443U (en) | Gallium nitride transistor structure and gallium nitride-based epitaxial structure | |
| KR102067597B1 (en) | Nitride semiconductor and method thereof | |
| KR102091516B1 (en) | Nitride semiconductor and method thereof | |
| KR102111458B1 (en) | Nitride semiconductor and method thereof | |
| CN111243954A (en) | GaN-based normally-off high electron mobility transistor and preparation method thereof | |
| KR20150091703A (en) | Nitride semiconductor and method thereof | |
| WO2021142823A1 (en) | Gan-based normally-off high-electron-mobility transistor and preparation method therefor | |
| JP5711320B2 (en) | Nitride semiconductor device and manufacturing method thereof | |
| US20230106052A1 (en) | Semiconductor device and manufacturing method thereof | |
| WO2021184299A1 (en) | Semiconductor structure and manufacturing method therefor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| CB02 | Change of applicant information | ||
| CB02 | Change of applicant information |
Address after: 330096 No. 699, Aixi Hubei Road, Nanchang High-tech Development Zone, Jiangxi Province Applicant after: Jingneng optoelectronics Co.,Ltd. Address before: 330096 No. 699, Aixi Hubei Road, Nanchang High-tech Development Zone, Jiangxi Province Applicant before: LATTICE POWER (JIANGXI) Corp. |
|
| GR01 | Patent grant | ||
| GR01 | Patent grant |