CN112421977A - Independent capacitor voltage control method of three-level converter - Google Patents

Independent capacitor voltage control method of three-level converter Download PDF

Info

Publication number
CN112421977A
CN112421977A CN202011061703.7A CN202011061703A CN112421977A CN 112421977 A CN112421977 A CN 112421977A CN 202011061703 A CN202011061703 A CN 202011061703A CN 112421977 A CN112421977 A CN 112421977A
Authority
CN
China
Prior art keywords
voltage
capacitor voltage
positive
level converter
voltage control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011061703.7A
Other languages
Chinese (zh)
Inventor
庄庆旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nanyang Power Equipment Co ltd
Original Assignee
Nanyang Power Equipment Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nanyang Power Equipment Co ltd filed Critical Nanyang Power Equipment Co ltd
Priority to CN202011061703.7A priority Critical patent/CN112421977A/en
Publication of CN112421977A publication Critical patent/CN112421977A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/42—Conversion of DC power input into AC power output without possibility of reversal
    • H02M7/44—Conversion of DC power input into AC power output without possibility of reversal by static converters
    • H02M7/48—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of AC power input into DC power output; Conversion of DC power input into AC power output
    • H02M7/42—Conversion of DC power input into AC power output without possibility of reversal
    • H02M7/44—Conversion of DC power input into AC power output without possibility of reversal by static converters
    • H02M7/48—Conversion of DC power input into AC power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/487—Neutral point clamped inverters

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)

Abstract

The invention relates to an independent capacitor voltage control method of a three-level converter. The independent capacitor voltage control method of the three-level converter comprises the following steps of S1, collecting output voltage of the three-phase three-level converter and upper and lower capacitor voltage of a direct current side, and determining an upper and lower capacitor voltage control mode of the three-level converter according to the positive and negative relation of the output voltage; step S2, determining the corresponding positive and negative current offsets in the upper and lower capacitor voltage control modes; step S3, controlling the neutral point voltage balance according to the positive and negative current offset to stabilize the DC side voltage; in step S1, determining an upper and lower capacitance-voltage control mode of the three-level converter according to the positive-negative relationship of the output voltage; according to the independent capacitor voltage control method of the three-level converter, the upper capacitor voltage and the lower capacitor voltage on the direct current side are independently controlled, so that the control precision is improved while the midpoint voltage is controlled to keep balance, and the midpoint voltage is more stable on the direct current side.

Description

Independent capacitor voltage control method of three-level converter
Technical Field
The invention belongs to the technical field of capacitor voltage control of a three-level converter, and particularly relates to an independent capacitor voltage control method of the three-level converter.
Background
With the development of power electronic technology, three-level converters are receiving wide attention, especially in high-capacity and high-voltage occasions. Compared with the traditional two-level converter, the three-level converter has the advantages of lower total harmonic distortion rate, lower device voltage stress and higher energy conversion efficiency.
As a power electronic device which is very common at present, a three-phase three-level converter has higher and higher control requirements. At present, the main methods for researching the system control of the three-phase converter adopt Proportional Integral (PI) control, PR control, repetitive control or dead-beat control, etc. For direct current input signals, PI can achieve no-static-error tracking, and the method has the advantages of being simple in control structure, fast in dynamic response, good in robustness and the like, and is widely applied to the field of electrical engineering. Because the open-loop system of the three-phase converter cannot ensure stable output of voltage and high waveform quality, a double-loop control strategy is usually adopted to improve the system performance. At present, the most widely used dual-loop control method mainly includes a voltage outer loop and an inductive current inner loop, and in order to improve the control performance, researchers have made a lot of researches on improving the inductive current inner loop, but the improvement method related to the voltage outer loop is rarely adopted.
Disclosure of Invention
The invention aims to solve the problems and provide an independent capacitor voltage control method of a three-level converter, which has a simple structure and is reasonably designed.
The invention realizes the purpose through the following technical scheme:
a method for controlling independent capacitor voltage of a three-level converter comprises the following steps,
step S1, collecting output voltage of a three-phase three-level converter and upper and lower capacitor voltage at a direct current side, and determining an upper and lower capacitor voltage control mode of the three-level converter according to the positive and negative relation of the output voltage;
step S2, determining the corresponding positive and negative current offsets in the upper and lower capacitor voltage control modes;
and step S3, controlling the midpoint voltage balance according to the positive and negative current offsets so as to stabilize the direct current side voltage.
As a further optimized solution of the present invention, in step S1, the determining the upper and lower capacitance-voltage control modes of the three-level converter according to the positive and negative relationship of the output voltage specifically includes: when the output voltage is a positive voltage, an upper capacitor voltage control mode is adopted, and when the output voltage is a negative voltage, a lower capacitor voltage control mode is adopted.
As a further optimized solution of the present invention, in step S2, the positive and negative current offsets corresponding to the upper and lower capacitor voltage control modes are determined, specifically: and respectively inputting the difference calculation results of the collected upper capacitor voltage and the collected lower capacitor voltage with a preset upper capacitor voltage reference value and a preset lower capacitor voltage reference value into a PI (proportional integral) regulator, and then outputting the positive and negative current offsets.
As a further preferable embodiment of the present invention, the step S3 of controlling the midpoint voltage balance according to the positive and negative current offsets to stabilize the dc side voltage further includes:
adding corresponding output positive and negative current offsets to the phase current, inputting current inner loop control to obtain corresponding voltage increment, adding the voltage increment and the phase voltage to obtain modulation voltage, comparing the modulation voltage with a carrier, determining a switching sequence of a switching tube, controlling neutral point voltage balance after executing the switching sequence of the switching tube, and stabilizing the voltage at the direct current side.
As a further optimization scheme of the present invention, the adding of the corresponding output positive and negative current offsets to the phase currents further includes a positive and negative current offset determination process in an upper and lower capacitor voltage control mode, specifically:
in the upper capacitor voltage control state, if the upper capacitor voltage is greater than the upper capacitor voltage reference value, adding a negative current offset; if the upper capacitor voltage is smaller than the set upper capacitor voltage reference value, adding a positive current offset;
under the control state of the lower capacitor voltage, if the lower capacitor voltage is greater than the lower capacitor voltage reference value, adding a positive current offset; if the lower capacitor voltage is less than the set lower capacitor voltage reference value, a negative current offset is added.
The invention has the beneficial effects that: compared with the traditional voltage outer ring inductance current inner ring double PI control method, the control method still adopts a PI regulator on the outer ring but uses the direct current side upper (lower) capacitance voltage as the control quantity, the two controls are mutually independent and do not influence each other, and meanwhile, a DBC regulator can be adopted on the inner ring for improving the response speed;
the invention changes the traditional DC side voltage control into independent DC side upper and lower capacitor voltage control, thereby improving the control performance of the system. Meanwhile, the purpose of controlling the neutral point voltage balance and stabilizing the direct current side voltage is achieved by adding a specific current offset on the phase current.
Drawings
FIG. 1 is a flow chart of an independent capacitor voltage control method of a three-level converter according to the present invention;
FIG. 2 is a main circuit diagram of a midpoint clamping type three-level converter in the prior art;
fig. 3 is a simple control block diagram of the three-level converter system of the present invention.
Detailed Description
The present application will now be described in further detail with reference to the drawings, it should be noted that the following detailed description is given for illustrative purposes only and is not to be construed as limiting the scope of the present application, as those skilled in the art will be able to make numerous insubstantial modifications and adaptations to the present application based on the above disclosure.
Example 1
As shown in fig. 1-3, a method for controlling independent capacitor voltage of a three-level converter includes a step S1, collecting output voltage of a three-phase three-level converter, and upper and lower capacitor voltages at a dc side, so as to determine an upper and lower capacitor voltage control mode of the three-level converter according to a positive-negative relationship of the output voltage; in this step, the method for determining the upper and lower capacitor voltage control modes of the three-level converter according to the positive and negative relationship of the output voltage specifically includes: when the output voltage is a positive voltage, an upper capacitor voltage control mode is adopted, and when the output voltage is a negative voltage, a lower capacitor voltage control mode is adopted;
step S2, determining the corresponding positive and negative current offsets in the upper and lower capacitor voltage control modes; in this step, the corresponding positive and negative current offsets are determined in the upper and lower capacitor voltage control modes, specifically: respectively inputting the difference calculation results of the collected upper capacitor voltage and the collected lower capacitor voltage with a preset upper capacitor voltage reference value and a preset lower capacitor voltage reference value into a PI (proportional integral) regulator, and then outputting positive and negative current offsets;
step S3, controlling the neutral point voltage balance according to the positive and negative current offset to stabilize the DC side voltage; in this step, the method for controlling the midpoint voltage balance according to the positive and negative current offsets to stabilize the dc side voltage further includes:
adding corresponding output positive and negative current offsets to the phase current, inputting current inner loop control to obtain corresponding voltage increment, adding the voltage increment and the phase voltage to obtain modulation voltage, comparing the modulation voltage with a carrier, determining a switching sequence of a switching tube, controlling neutral point voltage balance after executing the switching sequence of the switching tube, and stabilizing the voltage at the direct current side.
The method comprises the steps of adding corresponding output positive and negative current offsets to phase currents, and determining the positive and negative current offsets in an upper and lower capacitor voltage control mode, wherein the steps specifically comprise:
in the upper capacitor voltage control state, if the upper capacitor voltage is greater than the upper capacitor voltage reference value, adding a negative current offset; if the upper capacitor voltage is smaller than the set upper capacitor voltage reference value, adding a positive current offset;
under the control state of the lower capacitor voltage, if the lower capacitor voltage is greater than the lower capacitor voltage reference value, adding a positive current offset; if the lower capacitor voltage is smaller than the set lower capacitor voltage reference value, adding a negative current offset;
specifically, in the present embodiment, it should be noted that, in step S1, the upper capacitor voltage u on the dc side of the three-level converter in fig. 2 may be collected by a voltage sensorC1Lower capacitor voltage uC2Three-phase output phase voltage ua、ubAnd uc(ii) a Three-phase output current i of the three-level converter in fig. 2 is sensed by a current sensora、ibAnd ic。
Regarding the influence of the phase current on the capacitor voltage, the corresponding capacitor voltage control basis is obtained as follows:
defining the phase current flowing from the converter as a positive direction, the influence of the phase current on the capacitor voltage can be divided into the following two cases:
(1) when the voltage is positive, only the influence of the phase current on the upper capacitor voltage is considered: if the phase current is positive, the upper capacitor is charged, and the voltage of the upper capacitor rises; if the phase current is negative, the upper capacitor discharges, and the voltage of the upper capacitor is reduced;
(2) when the voltage is negative, only the influence of the phase current on the lower capacitor voltage is considered: if the phase current is positive, the lower capacitor discharges, and the voltage of the lower capacitor decreases; if the phase current is negative, the lower capacitor charges, and the lower capacitor voltage will rise.
In order to keep the midpoint voltage balanced, the dc-side upper and lower capacitor voltages need to be adjusted. From the above analysis, it can be seen that to change the dc-side upper and lower capacitor voltages, a specific current offset can be superimposed on the phase current. In correspondence with the influence of the phase current on the capacitor voltage, the capacitor voltage control is also divided into two cases:
(1) when the upper capacitor voltage control is adopted, if the sampled upper capacitor voltage is greater than the set upper capacitor voltage reference value, a negative current offset is added, so that the upper capacitor voltage can be reduced; if the sampled upper capacitor voltage is smaller than the set upper capacitor voltage reference value, adding a positive current offset to enable the upper capacitor voltage to rise;
(2) when the lower capacitor voltage control is adopted, if the sampled lower capacitor voltage is greater than the set lower capacitor voltage reference value, a positive current offset is added, so that the lower capacitor voltage can be reduced; if the sampled lower capacitor voltage is less than the set lower capacitor voltage reference value, a negative current offset is added to raise the upper capacitor voltage.
The above-mentioned embodiments only express several embodiments of the present invention, and the description thereof is more specific and detailed, but not construed as limiting the scope of the present invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the inventive concept, which falls within the scope of the present invention.

Claims (5)

1.一种三电平变流器的独立电容电压控制方法，其特征在于，包括以下方法，1. an independent capacitor voltage control method of a three-level converter, is characterized in that, comprises the following method, 步骤S1，采集三相三电平变流器的输出电压、直流侧的上下电容电压，以根据所述输出电压的正负关系确定所述三电平变流的上下电容电压控制模式；Step S1, collecting the output voltage of the three-phase three-level converter and the upper and lower capacitor voltages on the DC side, so as to determine the upper and lower capacitor voltage control modes of the three-level converter according to the positive and negative relationship of the output voltage; 步骤S2，在所述上下电容电压控制模式下确定出其相应的正负电流偏移量；Step S2, determining the corresponding positive and negative current offsets in the upper and lower capacitor voltage control modes; 步骤S3，根据所述正负电流偏移量控制中点电压平衡，以稳定直流侧电压。Step S3, controlling the neutral point voltage balance according to the positive and negative current offsets to stabilize the DC side voltage. 2.根据权利要求1所述的一种三电平变流器的独立电容电压控制方法，其特征在于：在步骤S1中，根据所述输出电压的正负关系确定所述三电平变流的上下电容电压控制模式，具体包括：所述输出电压为正电压时，采用上电容电压控制模式，所述输出电压为负电压时，采用下电容电压控制模式。2 . The independent capacitor-voltage control method of a three-level converter according to claim 1 , wherein in step S1 , the three-level converter is determined according to the positive and negative relationship of the output voltage. 3 . The upper and lower capacitor voltage control modes specifically include: when the output voltage is a positive voltage, the upper capacitor voltage control mode is adopted, and when the output voltage is a negative voltage, the lower capacitor voltage control mode is adopted. 3.根据权利要求2所述的一种三电平变流器的独立电容电压控制方法，其特征在于：在步骤S2中，在所述上下电容电压控制模式下确定出其相应的正负电流偏移量，具体为：将采集上电容电压、下电容电压分别与预设的上电容电压参考值、下电容电压参考值做差值计算的结果输入至PI调节器后，输出正负电流偏移量。3 . The independent capacitor-voltage control method for a three-level converter according to claim 2 , wherein in step S2 , the corresponding positive and negative currents are determined in the upper and lower capacitor voltage control modes. 4 . Offset, specifically: after inputting the result of difference calculation between the collected upper capacitor voltage and lower capacitor voltage and the preset upper capacitor voltage reference value and lower capacitor voltage reference value, respectively, and inputting the result to the PI regulator, the positive and negative current offsets are output. shift. 4.根据权利要求3所述的一种三电平变流器的独立电容电压控制方法，其特征在于：步骤S3中根据所述正负电流偏移量控制中点电压平衡，以稳定直流侧电压，还包括：4 . The independent capacitor-voltage control method for a three-level converter according to claim 3 , wherein in step S3 , the neutral point voltage balance is controlled according to the positive and negative current offsets to stabilize the DC side. 5 . voltage, which also includes: 向相电流中添加输出的相应的正负电流偏移量，并输入电流内环控制，以得到相应的电压增量，将电压增量与相电压相加得到调制电压，将调制电压与载波相比，确定开关管的开关序列，执行开关管的开关序列后控制中点电压平衡，稳定直流侧电压。Add the corresponding positive and negative current offsets of the output to the phase current, and input the current inner loop control to obtain the corresponding voltage increment, add the voltage increment and the phase voltage to obtain the modulation voltage, and connect the modulation voltage to the carrier phase ratio, determine the switching sequence of the switch tube, and control the midpoint voltage balance after executing the switching sequence of the switch tube to stabilize the DC side voltage. 5.根据权利要求4所述的一种三电平变流器的独立电容电压控制方法，其特征在于：所述向相电流中添加输出的相应的正负电流偏移量，还包括在上下电容电压控制模式下的正负电流偏移量确定过程，具体为：5 . The independent capacitor-voltage control method for a three-level converter according to claim 4 , wherein the adding the corresponding positive and negative current offsets of the output to the phase currents further comprises: The process of determining the positive and negative current offsets in the capacitor voltage control mode is as follows: 在上电容电压控制状态下，若上电容电压大于上电容电压参考值，则添加负的电流偏移量；若上电容电压小于设定的上电容电压参考值，则添加正的电流偏移量；In the upper capacitor voltage control state, if the upper capacitor voltage is greater than the upper capacitor voltage reference value, add a negative current offset; if the upper capacitor voltage is less than the set upper capacitor voltage reference value, add a positive current offset ; 在下电容电压控制状态下，若下电容电压大于下电容电压参考值，则添加正的电流偏移量；若下电容电压小于设定的下电容电压参考值，则添加负的电流偏移量。In the lower capacitor voltage control state, if the lower capacitor voltage is greater than the lower capacitor voltage reference value, a positive current offset is added; if the lower capacitor voltage is less than the set lower capacitor voltage reference value, a negative current offset is added.
CN202011061703.7A 2020-09-30 2020-09-30 Independent capacitor voltage control method of three-level converter Pending CN112421977A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011061703.7A CN112421977A (en) 2020-09-30 2020-09-30 Independent capacitor voltage control method of three-level converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011061703.7A CN112421977A (en) 2020-09-30 2020-09-30 Independent capacitor voltage control method of three-level converter

Publications (1)

Publication Number Publication Date
CN112421977A true CN112421977A (en) 2021-02-26

Family

ID=74855125

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011061703.7A Pending CN112421977A (en) 2020-09-30 2020-09-30 Independent capacitor voltage control method of three-level converter

Country Status (1)

Country Link
CN (1) CN112421977A (en)

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103607131A (en) * 2013-12-03 2014-02-26 上海理工大学 Neutral point potential balancing control system and method of three-level inverter
CN104917416A (en) * 2015-07-06 2015-09-16 中国矿业大学 Neutral point potential balance control method of diode clamping type three-level inverter
CN107070278A (en) * 2017-06-26 2017-08-18 合肥工业大学 A kind of discontinuous pulse duration modulation method of three-level current transformer neutral-point potential balance
CN108667333A (en) * 2018-04-04 2018-10-16 广东科学技术职业学院 A bidirectional converter system
US20190312521A1 (en) * 2018-04-05 2019-10-10 Nanyang Technological University Dual voltage and current loop linearization control and voltage balancing control for solid state transformer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103607131A (en) * 2013-12-03 2014-02-26 上海理工大学 Neutral point potential balancing control system and method of three-level inverter
CN104917416A (en) * 2015-07-06 2015-09-16 中国矿业大学 Neutral point potential balance control method of diode clamping type three-level inverter
CN107070278A (en) * 2017-06-26 2017-08-18 合肥工业大学 A kind of discontinuous pulse duration modulation method of three-level current transformer neutral-point potential balance
CN108667333A (en) * 2018-04-04 2018-10-16 广东科学技术职业学院 A bidirectional converter system
US20190312521A1 (en) * 2018-04-05 2019-10-10 Nanyang Technological University Dual voltage and current loop linearization control and voltage balancing control for solid state transformer

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
戴薇: "三相四线制 Boost 三电平整流器的控制技术研究", 中国优秀硕士学位论文全文数据库（电子期刊）工程科技II辑, no. 02, pages 26 - 27 *
杨国良、李建雄 编著: "永磁同步电机控制技术", 30 June 2015, 知识产权出版社, pages: 91 - 96 *

Similar Documents

Publication Publication Date Title
CN101931337B (en) A chopper inverter circuit for photovoltaic power generation and its control method
CN107070278B (en) A kind of discontinuous pulse duration modulation method of three-level current transformer neutral-point potential balance
CN112234808B (en) Double-frequency ripple suppression circuit and suppression method of single-phase inverter
CN204597799U (en) Based on the three-phase VIENNA rectifier of 60 ° of coordinate systems
CN101295878A (en) Current control method and device for flexible direct current transmission converter
CN104836466A (en) 60-degree coordinate system-based three-phase VIENNA rectifier and control method
CN105406748A (en) Control method for suppressing modularized multi-level current transformer output current harmonic wave
CN107732921B (en) Electric energy quality composite control device based on nine-switch-tube inverter and working method
CN105958527B (en) A kind of multi-parameter hysteresis current composite control method of photovoltaic combining inverter
CN110429603B (en) Six-switch seven-level active power filter and compensation method
CN103166489A (en) A control circuit of a three-phase high power factor rectifier
CN108233418A (en) One kind adjusts three-phase full-bridge inverter based on the dynamic tracking of quasi- ratio resonant parameter
CN115242115B (en) A four-bridge-arm switching power amplifier and a wideband fidelity control method thereof
CN112152488A (en) A three-phase three-level Vienna rectifier control system and control method
CN111181420B (en) Single-phase Vienna rectifier and control method thereof
CN109004849A (en) A kind of Electric Servo Loading System PWM rectifier FAST RESPONSE
CN108964499A (en) Modified repetitive control suitable for three-phase PWM inverter
CN113659861B (en) Current reconstruction method for optimizing feedback current sampling of grid-connected inverter
CN115912943A (en) A Control Method of Vienna Rectification Topology Based on SiC Power Device
CN110739877A (en) Control method of four-leg inverter system of marine generator
CN106655862B (en) A kind of non-isolation type inverter and its control method inhibiting ripple
CN113437855B (en) Generalized Clarke coordinate transformation and three-phase control circuit
CN105958525B (en) A PWM grid-connected inverter control method for a permanent magnet wind power generation system
CN107968580A (en) A kind of unidirectional mixed type three-phase tri-level rectifier
CN109861565B (en) Model reference self-adaptive control method of two-stage AC/DC converter

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication

Application publication date: 20210226

RJ01 Rejection of invention patent application after publication