CN112349812A - Preparation method of silicon wafer surface textured structure - Google Patents

Preparation method of silicon wafer surface textured structure Download PDF

Info

Publication number
CN112349812A
CN112349812A CN202011166572.9A CN202011166572A CN112349812A CN 112349812 A CN112349812 A CN 112349812A CN 202011166572 A CN202011166572 A CN 202011166572A CN 112349812 A CN112349812 A CN 112349812A
Authority
CN
China
Prior art keywords
silicon wafer
textured structure
preparing
pyramid
maskless
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202011166572.9A
Other languages
Chinese (zh)
Inventor
赵宇航
胡胜
杨帆
褚海波
谢岩
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Wuhan Xinxin Semiconductor Manufacturing Corp
Original Assignee
Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wuhan Xinxin Semiconductor Manufacturing Co Ltd filed Critical Wuhan Xinxin Semiconductor Manufacturing Co Ltd
Priority to CN202011166572.9A priority Critical patent/CN112349812A/en
Publication of CN112349812A publication Critical patent/CN112349812A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/18Processes or apparatus specially adapted for the manufacture or treatment of these devices or of parts thereof
    • H01L31/1876Particular processes or apparatus for batch treatment of the devices
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B33/00After-treatment of single crystals or homogeneous polycrystalline material with defined structure
    • C30B33/08Etching
    • C30B33/10Etching in solutions or melts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L31/00Semiconductor devices sensitive to infrared radiation, light, electromagnetic radiation of shorter wavelength or corpuscular radiation and specially adapted either for the conversion of the energy of such radiation into electrical energy or for the control of electrical energy by such radiation; Processes or apparatus specially adapted for the manufacture or treatment thereof or of parts thereof; Details thereof
    • H01L31/02Details
    • H01L31/0236Special surface textures
    • H01L31/02366Special surface textures of the substrate or of a layer on the substrate, e.g. textured ITO/glass substrate or superstrate, textured polymer layer on glass substrate
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • General Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Electromagnetism (AREA)
  • Physics & Mathematics (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Manufacturing & Machinery (AREA)
  • Weting (AREA)
  • Photovoltaic Devices (AREA)

Abstract

The invention provides a preparation method of a silicon wafer surface textured structure, which comprises the following steps: providing a silicon wafer, and carrying out pretreatment of maskless etching and/or maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer; and performing alkali texturing on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer. The silicon wafer is pretreated to roughen the surface of the silicon wafer, so that the subsequent alkali texturing process is facilitated, and more pyramid textured structures are formed on the roughened surface of the silicon wafer; and finally forming a pyramid textured structure on the roughened surface of the silicon wafer through anisotropic etching of alkali texturing and alkali etching. The method of the invention does not need a mask, simplifies the process, forms uniform suede structures, has more prepared pyramid structures and good light absorption effect, and is suitable for large-scale mass production.

Description

Preparation method of silicon wafer surface textured structure
Technical Field
The invention belongs to the technical field of integrated circuit manufacturing, and particularly relates to a preparation method of a silicon wafer surface textured structure.
Background
For silicon-based semiconductor devices (e.g., optoelectronic devices), the surface reflectivity of silicon is high, and if the silicon surface is not treated, the reflectivity of the silicon can reach over 40% for visible light and over 60% for near-infrared light. The crystalline silicon has such high reflectivity to light that the quantum efficiency of the related photoelectric device prepared by the crystalline silicon is not ideal, and the application field and the use performance of the photoelectric product are finally seriously reduced.
The principle of the application of optoelectronic chips is the absorption of light by the material. However, the absorption of light by the material is conditional. Only if the light wave has energy greater than the forbidden band width will the material absorb light. The absorption efficiency of crystalline silicon to photons is gradually reduced from visible light to near infrared light, and the problem of absorption of photons by silicon becomes more and more prominent as light waves are from visible light to near infrared light, and attention of engineering technicians are required to be paid. The absorption efficiency of the material for photons can be improved by increasing the thickness of silicon, but the increase of the thickness of silicon brings huge challenges to the semiconductor process, and the silicon is not cost-effective.
People often prepare various 'suede' structures, such as pyramid arrays, on the silicon surface, and the structures can increase the reflection times of light on the Si surface, so as to enhance the capture capacity of the silicon surface to incident light energy, namely reduce the reflection loss of the light energy and improve the absorption and conversion efficiency of devices to the light. The silicon surface thus prepared is generally black and is commonly referred to as "black silicon".
The existing method for preparing black silicon, for example, the method for preparing black silicon by adopting a femtosecond laser, has the problems of more complex process, more complicated process control, low efficiency, high cost and the like.
Disclosure of Invention
The invention aims to provide a preparation method of a silicon wafer surface texture structure, which does not need a mask, simplifies the process, forms a uniform texture structure, and has a large number of prepared pyramid structures and a good light absorption effect.
The invention provides a preparation method of a silicon wafer surface textured structure, which comprises the following steps:
providing a silicon wafer, and carrying out pretreatment of maskless etching and/or maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer;
and performing alkali texturing on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer.
Furthermore, the pyramid suede structure is distributed in a regular rectangular pyramid array.
Furthermore, the side surface of the regular rectangular pyramid is a {111} crystal plane family, and the bottom surface is a (100) crystal plane.
Further, in the step of alkali texturing the roughened surface of the silicon wafer, the silicon wafer is placed in an alkali solution and kept for 600 to 2500 seconds, and the temperature is set to be 80 to 88 ℃.
Further, the alkali solution comprises at least one of TMAH, ammonia water, KOH and NaOH.
Further, the alkali solution includes: 1-3% of sodium hydroxide aqueous solution or potassium hydroxide aqueous solution.
Further, the maskless etching is plasma etching or non-plasma etching.
Further, the gas used for plasma etching comprises: SF6、C4F8And Ar, and said SF6The gas flow is 70 sccm-140 sccm, C4F8The gas flow is 75sccm to 100sccm, and the Ar gas flow is 15sccm to 45 sccm.
Further, in the maskless ion implantation, an inclination angle of the ion implantation is in a range of more than 15 degrees and less than or equal to 75 degrees with reference to a vertical plane perpendicular to the surface of the silicon wafer.
Furthermore, in the maskless ion implantation, the implantation energy range of the ions is 5 keV-45 keV, and the implantation dosage range of the ions is 5 multiplied by 1014ions/cm2~1×1016ions/cm2
Compared with the prior art, the invention has the following beneficial effects:
the invention provides a preparation method of a silicon wafer surface textured structure, which comprises the following steps: providing a silicon wafer, and carrying out pretreatment of maskless etching and/or maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer; and performing alkali texturing on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer. The silicon wafer is pretreated to roughen the surface of the silicon wafer, so that the subsequent alkali texturing process is facilitated, and more pyramid textured structures are formed on the roughened surface of the silicon wafer; and finally forming a pyramid textured structure on the roughened surface of the silicon wafer through anisotropic etching of alkali texturing and alkali etching. The method of the invention does not need a mask, simplifies the process, forms a uniform suede structure, reduces the light reflectivity of the device, improves the performance of the device, has more prepared pyramid structures and good light absorption effect, is suitable for large-scale mass production, and improves the stability of the processing process.
Drawings
Fig. 1 is a flow chart of a method for manufacturing a textured structure on a surface of a silicon wafer according to an embodiment of the invention.
Fig. 2 is a schematic diagram of pretreatment in the preparation method of the silicon wafer surface textured structure according to the embodiment of the invention.
Fig. 3 is a schematic diagram of the silicon wafer surface textured structure after alkali texturing in the preparation method of the silicon wafer surface textured structure according to the embodiment of the invention.
Wherein the reference numbers are as follows:
10-a silicon wafer; v-grooves.
Detailed Description
Based on the research, the embodiment of the invention provides a preparation method of a textured structure on the surface of a silicon wafer. The invention is described in further detail below with reference to the figures and specific examples. The advantages and features of the present invention will become more apparent from the following description. It is to be noted, however, that the drawings are designed in a simplified form and are not to scale, but rather are to be construed as providing convenient and clear illustrations of some embodiments of the invention.
The embodiment of the invention provides a preparation method of a textured structure on the surface of a silicon wafer, which comprises the following steps of:
step S1, providing a silicon wafer, and carrying out pretreatment of maskless etching and/or maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer;
and step S2, alkali texturing is carried out on the roughened surface of the silicon wafer, so that a pyramid textured structure is formed on the roughened surface of the silicon wafer.
Specifically, the silicon wafer is a monocrystalline silicon wafer or a polycrystalline silicon wafer. As shown in fig. 2, the surface of the silicon wafer is roughened by performing a pretreatment of maskless etching and/or maskless ion implantation. In the pre-treatment process, the maskless etching is plasma etching or non-plasma etching. If the plasma etching is adopted to increase the surface roughness of the silicon wafer, the gas adopted by the plasma etching comprises the following gases: SF6、C4F8And Ar, and said SF6The gas flow is 70 sccm-140 sccm, C4F8The gas flow is 75sccm to 100sccm, and the Ar gas flow is 15sccm to 45 sccm. The pretreatment increases the roughness of the surface of the silicon wafer, and is beneficial to the subsequent alkali texturing process, so that more pyramid textured structures are formed on the roughened surface of the silicon wafer, namely, the generation of black silicon is accelerated. If non-plasma etching is adopted to increase the roughness of the surface of the silicon wafer, the non-plasma etching comprises wet etching, dry etching and etching of physical, chemical and electrochemical methods capable of generating a micro concave-convex structure on the surface of the silicon.
In the maskless ion implantation, the silicon wafer type of the silicon wafer is an N-type silicon wafer and the ions are phosphorus ions, or the silicon wafer type of the silicon wafer is a P-type silicon wafer and the ions are boron ions. The implantation energy of the ions is 5 keV-45 keV, and the implantation dosage of the ions is 5 x 1014ions/cm2~1×1016 ions/cm2
In one embodiment, the surface roughness of the silicon wafer can be adjusted by inclined ion implantation, for example, the inclined angle of the ion implantation is in a range of 15 degrees or more and 75 degrees or less based on a vertical plane perpendicular to the surface of the silicon wafer, so as to increase the surface roughness of the silicon wafer.
In the embodiment, the surface of the silicon wafer is directly subjected to maskless etching and/or maskless ion implantation pretreatment, and the roughness of the surface of the silicon wafer can be increased under the condition of no mask by adjusting and selecting proper process parameters.
As shown in fig. 3, alkali texturing is performed on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer. The texturing is to reduce light reflection by utilizing a light trapping principle, form secondary absorption or multiple absorption of light, and remove a mechanical damage layer on the surface of a silicon wafer and residual metal impurities on porous silicon and the silicon wafer in the texturing process.
Specifically, the roughened silicon wafer is placed in an alkali solution and kept for 600-2500 seconds, and the temperature is set to be 80-88 ℃. The alkaline solution comprises at least one of TMAH, ammonia water, KOH and NaOH. The alkali solution may further include: a texturing additive. In one embodiment, the alkaline solution is a mixture of TMAH and ammonia. In another embodiment, the alkali solution comprises 1-3% by weight of an aqueous sodium hydroxide solution or an aqueous potassium hydroxide solution.
In other embodiments, the roughened surface of the silicon wafer is subjected to alkali texturing, a texturing solution is a mixed solution of KOH, a texturing additive and deionized water, the volume concentration of the KOH is 3%, and the texturing time is 600-1000 seconds. Exemplary, formulation of texturing additives: sequentially mixing the following substances in percentage by mass: chondroitin sulfate-poly (vinyl pyrrolidone-vinyl pyridine) copolymer 6%, diethylene triamine penta methylene phosphonic acid pentasodium 0.1%, 3-methoxy-3-methyl-1-butanol 3%, sodium benzoate 1% are dissolved in the balance of water and mixed evenly. Preparing a texturing solution: adding the texturing additive into an alkali solution, and uniformly mixing; the mass ratio of the texturing additive to the alkali solution is 1: 100, the alkali solution is sodium hydroxide aqueous solution with the mass fraction of 1 to 3 percent. And putting the silicon wafer into the prepared texturing solution for texturing, wherein the texturing temperature is 80-88 ℃, and the texturing time is 600-2500 seconds.
The alkaline solution can be inorganic alkaline solution, and the nano-scale texture surface is modified and reconstructed by the anisotropic reaction characteristics of the alkaline solution and the silicon wafer so as to form a submicron-scale pyramid structure. The solvent of the basic solution may be an organic base (for example, alkali metal salts of alcohols such as sodium methoxide and potassium ethoxide; lithium metal alkyls such as butyl lithium and phenyl lithium, or lithium amide compounds such as lithium diisopropylamide and lithium hexamethyldisilazide). The solute of the alkaline solution may be an inorganic alkaline substance (for example, an inorganic base such as sodium hydroxide, potassium hydroxide, or lithium hydroxide, or an alkaline inorganic salt such as sodium carbonate).
The alkaline solution is for example a solution of NaOH and/or KOH. The alkali concentration of the alkaline solution is 1-100 mmol/L.
As shown in fig. 3, a pyramid textured structure is formed on the surface of the silicon wafer, and the width of the cross section of the groove V is gradually reduced from the top to the bottom, so that incident light perpendicular to the silicon wafer is irradiated onto the side surface of the groove according to snell's law, is refracted to enter the silicon wafer, and is then totally reflected inside the silicon wafer. The optical path length in the silicon chip is expanded, the effective optical path length is prolonged along with the extension in the silicon chip, and the light absorption efficiency is increased. The reflection times of light in the silicon chip are increased, so that the capture capacity of the surface of the silicon chip on incident light energy is enhanced, namely, the reflection loss of the light energy is reduced, and the absorption and conversion efficiency of the device on the light is improved. The surface of the silicon wafer prepared by the method is generally black and is generally called as black silicon.
Taking a single crystal as an example, providing a silicon wafer 10 with a (100) crystal face on the surface, performing alkali texturing on the roughened surface of the silicon wafer, and performing anisotropic etching on the roughened surface of the silicon wafer through an alkali solution, wherein silicon atoms of different crystal faces in the etching solution have different etching speeds due to different atomic densities and activation energies, wherein the etching speed of the {111} crystal face group is the slowest, so that etching will end at four {111} crystal face groups on the silicon (100) crystal face, and finally, a pyramid regular square pyramid consisting of four {111} crystal face group side faces and one (100) bottom face is formed on the silicon surface. And when viewed from top, the pyramid suede structure is in a regular rectangular pyramid array shape. The structure has strong diffraction and anti-reflection effects, so that the optical path length in the silicon wafer is expanded, the effective optical path length is prolonged along with the extension in the silicon wafer, and the light absorption efficiency is improved.
The common bare silicon wafer is not subjected to pretreatment, the surface of the wafer is not rough enough, the corrosion efficiency is low, the number of prepared pyramids is small, the light absorption rate is not enough, and the corrosion efficiency and the number of the pyramids can be greatly improved after the pretreatment.
In summary, the present invention provides a method for preparing a textured structure on a surface of a silicon wafer, including: providing a silicon wafer, and carrying out maskless etching and/or pretreatment of maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer; and performing alkali texturing on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer. The silicon wafer is subjected to pretreatment, so that the surface of the silicon wafer is roughened, a subsequent alkali texturing process is facilitated, and more pyramid textured structures are formed on the roughened surface of the silicon wafer; and finally forming a pyramid textured structure on the roughened surface of the silicon wafer through anisotropic etching of alkali texturing and alkali etching. The method of the invention does not need a mask, simplifies the process, forms uniform suede structures, has more pyramid structures and good light absorption effect, and is suitable for large-scale mass production. The method has high efficiency and low cost, and can be integrated with other micromachining processes.
The embodiments in the present description are described in a progressive manner, each embodiment focuses on differences from other embodiments, and the same and similar parts among the embodiments are referred to each other. For the method disclosed by the embodiment, the description is relatively simple because the method corresponds to the device disclosed by the embodiment, and the relevant points can be referred to the description of the method part.
The above description is only for the purpose of describing the preferred embodiments of the present invention, and is not intended to limit the scope of the present invention, and any variations and modifications made by those skilled in the art based on the above disclosure are within the scope of the appended claims.

Claims (10)

1. A preparation method of a silicon wafer surface textured structure is characterized by comprising the following steps:
providing a silicon wafer, and carrying out pretreatment of maskless etching and/or maskless ion implantation on the surface of the silicon wafer to roughen the surface of the silicon wafer;
and performing alkali texturing on the roughened surface of the silicon wafer to form a pyramid textured structure on the roughened surface of the silicon wafer.
2. The method for preparing the textured structure on the surface of the silicon wafer according to claim 1, wherein the pyramid textured structure is distributed in a regular rectangular pyramid array.
3. The method for preparing the textured structure on the surface of the silicon wafer according to claim 2, wherein the side surface of the regular rectangular pyramid is a {111} crystal plane family, and the bottom surface is a (100) crystal plane.
4. The method for preparing the textured structure on the surface of the silicon wafer according to claim 1, wherein in the step of subjecting the roughened surface of the silicon wafer to alkali texturing, the silicon wafer is placed in an alkali solution and is kept for 600 to 2500 seconds, and the temperature is set to 80 to 88 ℃.
5. The method for preparing a textured structure on the surface of a silicon wafer according to claim 4, wherein the alkaline solution comprises at least one of TMAH, ammonia, KOH and NaOH.
6. The method for preparing a textured structure on the surface of a silicon wafer according to claim 4, wherein the alkaline solution comprises: 1-3% of sodium hydroxide aqueous solution or potassium hydroxide aqueous solution.
7. The method for preparing the textured structure on the surface of the silicon wafer according to claim 1, wherein the maskless etching is plasma etching or non-plasma etching.
8. The method for preparing the textured structure on the surface of the silicon wafer according to claim 7, wherein the gas adopted by the plasma etching comprises: SF6、C4F8And Ar, and said SF6The gas flow is 70 sccm-140 sccm, C4F8The gas flow is 75sccm to 100sccm, and the Ar gas flow is 15sccm to 45 sccm.
9. The method for preparing the textured structure on the surface of the silicon wafer according to claim 1, wherein in the maskless ion implantation, an inclination angle of the ion implantation is in a range of 15 degrees or more and 75 degrees or less with reference to a vertical plane perpendicular to the surface of the silicon wafer.
10. The method for preparing textured structure on the surface of silicon wafer according to claim 1, wherein in the maskless ion implantation, the implantation energy range of the ions is 5 keV-45 keV, and the implantation dosage range of the ions is 5 x 1014ions/cm2~1×1016ions/cm2
CN202011166572.9A 2020-10-27 2020-10-27 Preparation method of silicon wafer surface textured structure Pending CN112349812A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202011166572.9A CN112349812A (en) 2020-10-27 2020-10-27 Preparation method of silicon wafer surface textured structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202011166572.9A CN112349812A (en) 2020-10-27 2020-10-27 Preparation method of silicon wafer surface textured structure

Publications (1)

Publication Number Publication Date
CN112349812A true CN112349812A (en) 2021-02-09

Family

ID=74358421

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202011166572.9A Pending CN112349812A (en) 2020-10-27 2020-10-27 Preparation method of silicon wafer surface textured structure

Country Status (1)

Country Link
CN (1) CN112349812A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113380605A (en) * 2021-06-04 2021-09-10 中国电子科技集团公司第四十四研究所 Black silicon manufacturing method based on mechanical grinding auxiliary corrosion
CN115449900A (en) * 2022-09-23 2022-12-09 浙江奥首材料科技有限公司 Texturing treating agent, preparation method thereof and method for texturing monocrystalline silicon wafer
CN117468089A (en) * 2023-10-17 2024-01-30 中环领先半导体材料有限公司 Silicon wafer, processing method and preparation method of silicon wafer

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101734611A (en) * 2009-12-16 2010-06-16 北京大学 Maskless method for preparing black silicon by deep reactive ion etching
CN101880914A (en) * 2010-05-25 2010-11-10 中国科学院微电子研究所 Method for preparing black silicon by plasma immersion ion implantation
US20120097209A1 (en) * 2010-10-25 2012-04-26 The Research Foundation Of State University Of New York Fabrication of surface textures by ion implantation for antireflection of silicon crystals
WO2015081876A1 (en) * 2013-12-05 2015-06-11 骆志炯 Solar battery surface texturing processing method
CN106548935A (en) * 2016-11-16 2017-03-29 中国电子科技集团公司第四十四研究所 The method for making black silicon layer
CN108221050A (en) * 2018-01-19 2018-06-29 温岭汉德高分子科技有限公司 A kind of monocrystalline silicon piece with bimodal pyramid suede structure
CN108385168A (en) * 2018-02-27 2018-08-10 浙江晶科能源有限公司 A kind of method of surface of crystalline silicon making herbs into wool
CN108615788A (en) * 2018-03-30 2018-10-02 浙江晶科能源有限公司 A kind of base-modified method of black silicon

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101734611A (en) * 2009-12-16 2010-06-16 北京大学 Maskless method for preparing black silicon by deep reactive ion etching
CN101880914A (en) * 2010-05-25 2010-11-10 中国科学院微电子研究所 Method for preparing black silicon by plasma immersion ion implantation
US20120097209A1 (en) * 2010-10-25 2012-04-26 The Research Foundation Of State University Of New York Fabrication of surface textures by ion implantation for antireflection of silicon crystals
WO2015081876A1 (en) * 2013-12-05 2015-06-11 骆志炯 Solar battery surface texturing processing method
CN106548935A (en) * 2016-11-16 2017-03-29 中国电子科技集团公司第四十四研究所 The method for making black silicon layer
CN108221050A (en) * 2018-01-19 2018-06-29 温岭汉德高分子科技有限公司 A kind of monocrystalline silicon piece with bimodal pyramid suede structure
CN108385168A (en) * 2018-02-27 2018-08-10 浙江晶科能源有限公司 A kind of method of surface of crystalline silicon making herbs into wool
CN108615788A (en) * 2018-03-30 2018-10-02 浙江晶科能源有限公司 A kind of base-modified method of black silicon

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
吴其胜等: "《新能源材料(第二版)》", 30 June 2017, 华东理工大学出版社 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113380605A (en) * 2021-06-04 2021-09-10 中国电子科技集团公司第四十四研究所 Black silicon manufacturing method based on mechanical grinding auxiliary corrosion
CN115449900A (en) * 2022-09-23 2022-12-09 浙江奥首材料科技有限公司 Texturing treating agent, preparation method thereof and method for texturing monocrystalline silicon wafer
CN115449900B (en) * 2022-09-23 2023-11-21 浙江奥首材料科技有限公司 Texturing treating agent, preparation method thereof and method for texturing monocrystalline silicon wafer
CN117468089A (en) * 2023-10-17 2024-01-30 中环领先半导体材料有限公司 Silicon wafer, processing method and preparation method of silicon wafer

Similar Documents

Publication Publication Date Title
CN112349812A (en) Preparation method of silicon wafer surface textured structure
JP3271990B2 (en) Photovoltaic device and method for manufacturing the same
EP2891637B1 (en) Monocrystalline silicon wafer texturizing additive and use thereof
Yoo Reactive ion etching (RIE) technique for application in crystalline silicon solar cells
EP2356687B1 (en) Deep grooved rear contact photovoltaic solar cells
Ju et al. The effect of small pyramid texturing on the enhanced passivation and efficiency of single c-Si solar cells
Kulakci et al. Application of Si nanowires fabricated by metal-assisted etching to crystalline Si solar cells
CN103647000B (en) A kind of crystal-silicon solar cell Surface Texture metallization processes
CN109192809B (en) A kind of full back electrode cell and its efficiently sunken light and selective doping manufacturing method
Verlinden et al. The surface texturization of solar cells: a new method using V-grooves with controllable sidewall angles
CN111254497A (en) Additive for preparing porous pyramid structure by secondary texture-making of monocrystalline silicon piece and application of additive
CN113410319A (en) Normal-temperature texturing method, silicon wafer textured by same, solar cell and preparation method of solar cell
CN102810596A (en) Suede preparation method of metallurgical-grade single crystal and mono-like silicon
WO2012115519A2 (en) Solar cell and method for manufacturing such a solar cell
CN107316917A (en) A kind of method for the monocrystalline silicon suede structure for preparing antiradar reflectivity
CN104362219A (en) Crystalline solar cell production process
Füchsel et al. Black silicon photovoltaics
Altinoluk et al. Light trapping by micro and nano-hole texturing of single-crystalline silicon solar cells
EP4014259A1 (en) Perovskite/silicon tandem photovoltaic device
CN111640807B (en) Texturing sheet with V-shaped groove suede structure and preparation method and application thereof
Souren et al. Relation between light trapping and surface topography of plasma textured crystalline silicon wafers
US8835210B2 (en) Manufacturing method for solar cell
Hofmann et al. Dry plasma processing for industrial crystalline silicon solar cell production
Qiao et al. Efficient ice-bath texturing route for multi-crystalline silicon solar cell application
Kong et al. Fabrication of silicon pyramid-nanocolumn structures with lowest reflectance by reactive ion etching method

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20210209