CN112346679A - Multi-display screen control system, display system and multi-display screen control method - Google Patents
Multi-display screen control system, display system and multi-display screen control method Download PDFInfo
- Publication number
- CN112346679A CN112346679A CN201910723962.2A CN201910723962A CN112346679A CN 112346679 A CN112346679 A CN 112346679A CN 201910723962 A CN201910723962 A CN 201910723962A CN 112346679 A CN112346679 A CN 112346679A
- Authority
- CN
- China
- Prior art keywords
- display
- display screen
- output interface
- electrically connected
- programmable logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 24
- 230000005540 biological transmission Effects 0.000 claims description 32
- 230000002093 peripheral effect Effects 0.000 claims description 6
- 230000008569 process Effects 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000036632 reaction speed Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
- G06F3/1423—Digital output to display device ; Cooperation and interconnection of the display device with other functional units controlling a plurality of local displays, e.g. CRT and flat panel display
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Human Computer Interaction (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The embodiment of the invention provides a multi-display control system, a display system and a multi-display control method. The multi-display control system includes: an embedded processor; the programmable logic device is electrically connected with the embedded processor and is provided with an enabling signal output interface and a display content and configuration information output interface; the display screen enabling circuit is electrically connected with the enabling signal output interface of the programmable logic device; and the display screen connectors are electrically connected with the display screen enabling circuit and the display content and configuration information output interface of the programmable logic device. The embodiment of the invention can realize the display control of a plurality of display screens, simplifies the control of the plurality of display screens, reduces the complexity of the initialization of the plurality of display screens and greatly improves the control efficiency of the plurality of display screens.
Description
Technical Field
The invention relates to the technical field of display and control, in particular to a multi-display-screen control system, a display system and a display-screen control method.
Background
The OLED display is a display made of Organic Light-Emitting diodes (OLEDs), and has the advantages of high contrast, wide viewing angle, fast reaction speed, wide temperature range, simple structure and manufacture process, etc. since the OLED display has the self-luminous OLEDs and does not need a backlight source. In practical application, a large number of OLED display screens are sometimes needed, and the prior art solution is to configure hardware resources for each OLED display screen and control each OLED display screen individually. Moreover, although the driving codes of the same type of OLED display screens can be reused, each OLED display screen still needs to be initialized independently during driving, and one hundred OLED display screens need to be initialized repeatedly for one hundred times, so that the efficiency is low and the time consumption is high; and the control is also performed separately and is relatively cumbersome. In addition, the hardware resource consumption is excessive, and the I/O port is not enough when the number of OLED display screens is large.
Disclosure of Invention
Therefore, to overcome the defects and shortcomings in the prior art, embodiments of the present invention provide a multi-display control system, a display system, and a multi-display control method, so as to implement control of multiple displays, save hardware resources, and improve control efficiency of the displays.
In one aspect, a multi-display control system provided in an embodiment of the present invention includes: an embedded processor; the programmable logic device is electrically connected with the embedded processor and is provided with an enabling signal output interface and a display content and configuration information output interface; the display screen enabling circuit is electrically connected with the enabling signal output interface of the programmable logic device; and the display screen connectors are electrically connected with the display screen enabling circuit and the display content and configuration information output interface of the programmable logic device.
In this embodiment, the plurality of display screens may be connected to the embedded processor through the programmable logic device and the display screen enabling circuit, so that the display screen enabling circuit may be controlled by an enabling signal output from the enabling signal output interface of the programmable logic device to select all the display screens, and the configuration information may be sent to all the display screens through the display content and configuration information output interface at one time, so that initialization of all the selected display screens may be completed at one time. When the content is to be displayed, the enable signal output interface of the programmable logic device can output an enable signal to control the display screen enable circuit to select a target display screen, and the display content and configuration information output interface can write the content information to be displayed into the target display screen, so that the display control of the target display screen is realized. Therefore, the embodiment can reduce the consumption of hardware resources of the embedded processor, greatly reduce the complexity of system initialization and realize the simplification of control.
In one embodiment of the invention, a control command transmission channel and a data information transmission channel are arranged between the embedded processor and the programmable logic device; the enabling signal output interface is electrically connected with the control command transmission channel, and the display content and configuration information output interface is electrically connected with the data information transmission channel.
In an embodiment of the present invention, the control command transmission channel and the data information transmission channel are Serial Peripheral Interface (SPI) channels, respectively.
In an embodiment of the present invention, the display screen enabling circuit includes at least one shift register, and each shift register is electrically connected to some or all of the plurality of display screen connection ports.
In another aspect, an embodiment of the present invention provides a display system, including: the multi-display control system as described above; and at least one display screen, wherein each display screen is electrically connected with one display screen connecting port.
In one embodiment of the invention, the at least one display screen is a plurality of OLED display screens, and each OLED display screen is electrically connected to one display screen connecting port.
In another aspect, a method for controlling multiple display screens provided in an embodiment of the present invention includes: receiving a control command; analyzing the control command to obtain an enabling signal; outputting the enable signal to enable a target display screen of a plurality of display screens; receiving display data; and transmitting the display data and outputting the display data to the plurality of display screens so that the enabled target display screen can display according to the display data.
In one embodiment of the present invention, the receiving control command and the receiving display data are received through different transmission channels, respectively.
In one embodiment of the present invention, the different transmission channels are serial peripheral interface channels.
In one embodiment of the invention, the plurality of display screens includes an OLED display screen; and the outputting the enable signal to enable a target display screen of the plurality of display screens comprises outputting the enable signal to a shift register to enable the target display screen of the plurality of display screens through the shift register.
One or more of the above technical solutions may have the following advantages or beneficial effects: the programmable logic device and the display screen enabling circuit can connect a plurality of display screens to the embedded processor, so that the display screen enabling circuit can be controlled by the enabling signal output interface of the programmable logic device to output an enabling signal to select all the display screens, and the configuration information is sent to all the display screens through the display content and configuration information output interface at one time, and then the initialization of all the selected display screens can be completed at one time. When the content is to be displayed, the enable signal output interface of the programmable logic device can output an enable signal to control the display screen enable circuit to select a target display screen, and the display content and configuration information output interface can write the content information to be displayed into the target display screen, so that the display control of the target display screen is realized. Therefore, the embodiment can reduce the consumption of hardware resources of the embedded processor, greatly reduce the complexity of system initialization and realize the simplification of control.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of a multi-display control system according to a first embodiment of the present invention.
Fig. 2 is a diagram illustrating a connection relationship between the embedded processor 110 and the programmable logic device 120 in fig. 1.
Fig. 3 is a schematic structural diagram of a display screen system according to a second embodiment of the present invention.
Fig. 4 is a flowchart illustrating a multi-display control method according to a third embodiment of the present invention.
Fig. 5 is another schematic structural diagram of a display screen system according to a second embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention. It should also be understood that, in the various embodiments of the present application, the sequence numbers of the processes do not mean the execution sequence, and the execution sequence of the processes should be determined by the functions and the inherent logic of the processes, but should not constitute any limitation to the implementation process of the embodiments of the present application.
[ first embodiment ] A method for manufacturing a semiconductor device
As shown in fig. 1, the multi-display control system 100 provided by the present invention can be used to implement control of a larger number of displays, and improve the control efficiency of the displays. The multi-display control system 100 includes: embedded processor 110, programmable logic device 120, display screen enable circuit 130, and a plurality of display screen connectors 140. The embedded processor 110 is electrically connected with the programmable logic device 120, and the programmable logic device 120 is provided with an enabling signal output interface 121 and a display content and configuration information output interface 122; the display screen enabling circuit 130 is electrically connected with the enabling signal output interface 121 of the programmable logic device 120; the plurality of display screen connectors 140 are electrically connected to the display screen enable circuit 130 and the display content and configuration information output interface 122 of the programmable logic device 120. The embedded processor 110 is, for example, an ARM (advanced RISC machines) processor. The Programmable logic device is, for example, a Field-Programmable Gate Array (FPGA), but the embodiment of the present invention is not limited thereto.
Specifically, as shown in fig. 2, a control command transmission channel 150 and a data information transmission channel 160 are provided between the embedded processor 110 and the programmable logic device 120; the enable signal output interface 121 is electrically connected to the control command transmission channel 150, and the display content and configuration information output interface 122 is electrically connected to the data information transmission channel 160. Specifically, the control command transmission channel 150 and the data information transmission channel 160 are Serial Peripheral Interface (SPI) channels, and may also be other types of Serial transmission channels, which can satisfy the transmission of the control command and the data information, and are not limited herein.
The display screen enable circuit 130 includes at least one shift register, each of which electrically connects some or all of the display screen connection ports 140 among the plurality of display screen connection ports 140. For example, when the display screen enable circuit 130 is a shift register, the shift register is electrically connected to all the display screen connectors 140; when the display panel enable circuit 130 is a plurality of shift registers, each shift register is electrically connected to a portion of the display panel connector 140. In a specific example, a single shift register is connected to eight display panel connectors 140, and the number of the shift registers is determined according to the number of the display panel connectors 140 and the number of the display panel connectors 140 to which one shift register can be connected. The display screen enabling circuit 130 may also be another GPIO (General-purpose input/output) expansion chip, as long as the GPIO expansion function is implemented, and is not limited herein.
In summary, a plurality of display screens 200 can be connected to the embedded processor 110 through the programmable logic device 120 and the display screen enable circuit 130, so that the display screen enable circuit 130 can be controlled to select all the display screens 200 by outputting enable signals through the enable signal output interface of the programmable logic device 120, and the configuration information is sent to all the display screens 200 through the display content and configuration information output interface at one time, so that initialization of all the selected display screens 200 can be completed at one time. When the content is to be displayed, the display screen enable circuit 130 may be controlled by outputting an enable signal through the enable signal output interface of the programmable logic device 120 to select the target display screen 200, and the content information to be displayed may be written into the target display screen 200 through the display content and configuration information output interface, thereby implementing display control of the target display screen 200. Therefore, the present embodiment implements control of multiple display screens, does not limit the number of display screens, can reduce hardware resource consumption of the embedded processor 110, and greatly reduces the complexity of system initialization and implements control simplification.
[ second embodiment ]
As shown in fig. 3, a display system according to a second embodiment of the present invention includes: the multi-display control system 100 and at least one display 200 as described above in the first embodiment, each display 200 is electrically connected to one display interface 140. The at least one display screen 200 may be an OLED display screen or a plurality of OLED display screens, and each OLED display screen is electrically connected to one display screen interface 140. Of course, the display panel 200 may be other types of display panels, and is not limited to OLED display panels.
The specific operation and technical effects of the display system in this embodiment are described in the foregoing first embodiment.
[ third embodiment ]
As shown in fig. 4, a multi-display control method according to a third embodiment of the present invention can implement multi-display control, so that the multi-display control is simple and efficient. The multi-display control method comprises the following steps:
s10, receiving a control command;
s20, analyzing the control command to obtain an enabling signal;
s30, outputting the enabling signal to enable a target display screen in a plurality of display screens;
s40, receiving display data; and
and S50, transmitting the display data and outputting the display data to the plurality of display screens so that the enabled target display screen can display according to the display data.
In order to facilitate a clearer understanding of the present embodiment, the multi-display control method of the present embodiment will be described in detail below with reference to fig. 5, taking the multi-display control method executed in the multi-display control system 100 according to the first embodiment as an example.
The multi-display control method in this embodiment is implemented in the multi-display system 100 according to the first embodiment, and specifically, the embedded processor 110 is an ARM processor, the programmable logic device 120 is an FPGA, the display enable circuit 130 includes a plurality of shift registers 131, the control command transmission channel 150 is a first SPI channel, the data information transmission channel 160 is a second SPI channel, and the display 200 is an OLED display.
In this embodiment, there are ninety-six OLED display panels to be controlled, and each shift register can be connected to eight OLED display panels, i.e. there are twelve shift registers. Specifically, the ARM processor is connected to the FPGA through the first SPI channel and the second SPI channel, and the FPGA has an enable signal output interface 121 and a display content and configuration information output interface 122; the shift register 131 is connected with the enable signal output interface 121 of the FPGA; ninety six display screen connectors are connected with the shift register 131 and the display content and configuration information output interface 122 on the FPGA, and every eight display screen connectors are connected with one shift register 131; ninety six OLED display screens are respectively connected with ninety six display screen connecting ports.
The ARM processor controls the OLED display screen through a specified protocol, wherein the specified protocol comprises the following steps: the state of the chip selection signal corresponding to each OLED display screen, namely the chip selection signal of one OLED display screen corresponding to each bit, "0" represents unselected, and "1" represents selected. The specified protocol may further include, for example: state of shift register: "1" indicates idle, "0" indicates busy, instruction information transmission state: "1" indicates idle, "0" indicates busy, data information transmission state: "1" indicates idle, "0" indicates busy, data/instruction flag: "1" represents data information, and "0" represents instruction information or the like. Although the invention is not so limited.
Specifically, when the OLED display screen is to be initialized, the ARM processor sends a control command to the FPGA through the first SPI channel according to the specified protocol, the FPGA receives the control command and analyzes the control command to obtain an enable signal, and the enable signal is: setting the state of the chip selection signal corresponding to each OLED display screen to be 1, namely selecting all the OLED display screens; the ARM processor sends the configuration information to the FPGA through a second SPI channel according to the specified protocol, and the FPGA directly transmits and outputs the configuration information to all OLED display screens through a display content and configuration information output interface 122; the FPGA outputs the enable signal through the enable signal output interface 121 to control the shift register 131 to select all OLED display screens, and the configuration information is written into each OLED display screen respectively. Therefore, the initialization of all the selected OLED display screens is completed at one time, and the complexity of system initialization is greatly reduced.
When the OLED display screen is to display contents, the ARM processor sends a control command to the FPGA through the first SPI channel according to the specified protocol, the FPGA receives the control command and analyzes the control command to obtain an enabling signal, and the enabling signal is as follows: selecting a target OLED display screen; the ARM processor sends display contents to the PFGA through the second SPI channel according to the specified protocol, and the FPGA directly transmits and outputs the display contents to all OLED display screens through the display contents and the configuration information output interface 122; the FPGA outputs the enabling signal through the enabling signal output interface 121 to control the shift register 131 to select the target OLED display screen, and the display content is written into the target OLED display screen, so that the target OLED display screen displays the display content.
In a specific embodiment, the receiving control command and the receiving display data may be received through the same transmission channel. The transmission channel can be a serial peripheral interface channel, and can also be other types of serial transmission channels, and the transmission of control commands and data information can be met. The display screen may also be other types of display screens.
In summary, a plurality of display screens 200 can be connected to the embedded processor 110 through the programmable logic device 120 and the display screen enable circuit 130, so that the display screen enable circuit 130 can be controlled to select all the display screens 200 by outputting enable signals through the enable signal output interface of the programmable logic device 120, and the configuration information is sent to all the display screens 200 through the display content and configuration information output interface at one time, so that initialization of all the selected display screens 200 can be completed at one time. When the content is to be displayed, the display screen enable circuit 130 may be controlled by outputting an enable signal through the enable signal output interface of the programmable logic device 120 to select the target display screen 200, and the content information to be displayed may be written into the target display screen 200 through the display content and configuration information output interface, thereby implementing display control of the target display screen 200. Therefore, the embodiment greatly reduces the complexity of system initialization and realizes the simplification of control.
In addition, it should be understood that the foregoing embodiments are merely exemplary illustrations of the present invention, and the technical solutions of the embodiments can be arbitrarily combined and collocated without conflict between technical features and structural contradictions, which do not violate the purpose of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed system, apparatus and method may be implemented in other ways. For example, the above-described embodiments of the apparatus are merely illustrative, and for example, a division of a unit is merely a division of one logic function, and an actual implementation may have another division, for example, multiple units or components may be combined or integrated into another system, or some features may be omitted, or not executed. In addition, the shown or discussed mutual coupling or direct coupling or communication connection may be an indirect coupling or communication connection through some interfaces, devices or units, and may be in an electrical, mechanical or other form.
The units described as separate parts may or may not be physically separate, and parts displayed as units may or may not be physical units, may be located in one place, or may also be distributed on multiple network units. Some or all of the units can be selected according to actual needs to achieve the purpose of the solution of the embodiment.
In addition, each functional unit/module in the embodiments of the present invention may be integrated into one processing unit/module, or each unit/module may exist alone physically, or two or more units/modules may be integrated into one unit/module. The integrated units/modules may be implemented in the form of hardware, or may be implemented in the form of hardware plus software functional units/modules.
The integrated units/modules, which are implemented in the form of software functional units/modules, may be stored in a computer readable storage medium. The software functional unit is stored in a storage medium and includes several instructions for causing one or more processors of a computer device (which may be a personal computer, a server, or a network device) to execute some steps of the methods described in the embodiments of the present application.
Finally, it should be noted that: the above examples are only intended to illustrate the technical solution of the present invention, but not to limit it; although the present invention has been described in detail with reference to the foregoing embodiments, it will be understood by those of ordinary skill in the art that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; and such modifications or substitutions do not depart from the spirit and scope of the corresponding technical solutions of the embodiments of the present invention.
Claims (10)
1. A multi-display control system, comprising:
an embedded processor;
the programmable logic device is electrically connected with the embedded processor and is provided with an enabling signal output interface and a display content and configuration information output interface;
the display screen enabling circuit is electrically connected with the enabling signal output interface of the programmable logic device; and
and the display screen connectors are electrically connected with the display screen enabling circuit and the display content and configuration information output interface of the programmable logic device.
2. The multi-display control system of claim 1, wherein a control command transmission channel and a data information transmission channel are provided between the embedded processor and the programmable logic device; the enabling signal output interface is electrically connected with the control command transmission channel, and the display content and configuration information output interface is electrically connected with the data information transmission channel.
3. The multi-display control system of claim 2, wherein the control command transmission channel and the data information transmission channel are serial peripheral interface channels, respectively.
4. The multi-display control system according to claim 1, wherein the display enable circuit comprises at least one shift register, each of the shift registers electrically connected to some or all of the plurality of display connectors.
5. A display system, comprising:
a multi-display control system according to any one of claims 1 to 4; and
and each display screen is electrically connected with one display screen connecting port.
6. The display system according to claim 5, wherein the at least one display screen is a plurality of OLED display screens, and each OLED display screen is electrically connected to one display screen connection port.
7. A multi-display control method, comprising:
receiving a control command;
analyzing the control command to obtain an enabling signal;
outputting the enable signal to enable a target display screen of a plurality of display screens;
receiving display data; and
and transmitting the display data and outputting the display data to the plurality of display screens so that the enabled target display screen can display according to the display data.
8. The multi-display control method of claim 7, wherein the reception control command and the reception display data are received through different transmission channels, respectively.
9. The multi-display control method of claim 8, wherein the different transmission channels are serial peripheral interface channels.
10. A multi-display control method according to claim 7, wherein the plurality of displays include OLED displays; and the outputting the enable signal to enable a target display screen of the plurality of display screens comprises: outputting the enable signal to a shift register to enable the target display screen of the plurality of display screens through the shift register.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910723962.2A CN112346679B (en) | 2019-08-07 | 2019-08-07 | Multi-display control system, display system and multi-display control method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201910723962.2A CN112346679B (en) | 2019-08-07 | 2019-08-07 | Multi-display control system, display system and multi-display control method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN112346679A true CN112346679A (en) | 2021-02-09 |
| CN112346679B CN112346679B (en) | 2024-01-09 |
Family
ID=74366484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201910723962.2A Active CN112346679B (en) | 2019-08-07 | 2019-08-07 | Multi-display control system, display system and multi-display control method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN112346679B (en) |
Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3812485A (en) * | 1971-05-15 | 1974-05-21 | Int Computers Ltd | Visual display device |
| US6847335B1 (en) * | 1998-10-29 | 2005-01-25 | Ati International Srl | Serial communication circuit with display detector interface bypass circuit |
| CN101635136A (en) * | 2009-06-12 | 2010-01-27 | 深圳市科陆电子科技股份有限公司 | Method and system for controlling low-speed display screen |
| CN201514738U (en) * | 2009-09-04 | 2010-06-23 | 王文杰 | LED display screen |
| CN104658486A (en) * | 2015-03-25 | 2015-05-27 | 何书专 | High-compatibility LED display screen controller |
| CN104900187A (en) * | 2015-06-16 | 2015-09-09 | 西安诺瓦电子科技有限公司 | LED display board control method, LED display board control device, and LED control card |
| CN105261328A (en) * | 2015-11-20 | 2016-01-20 | 青岛中科软件股份有限公司 | ARM and FPGA-based LED display screen control system |
| CN205564253U (en) * | 2016-04-18 | 2016-09-07 | 西安诺瓦电子科技有限公司 | First full -color LED display control card of door and first full -color LED display screen system of door |
| US9495492B1 (en) * | 2015-01-05 | 2016-11-15 | Cadence Design Systems, Inc. | Implementing synchronous triggers for waveform capture in an FPGA prototyping system |
| CN106297655A (en) * | 2016-08-17 | 2017-01-04 | 南京华讯方舟通信设备有限公司 | A kind of OLED display screen and display control unit thereof |
| CN107403601A (en) * | 2017-09-09 | 2017-11-28 | 深圳吉迪思电子科技有限公司 | A kind of display driver chip and terminal device |
| CN109300442A (en) * | 2018-10-30 | 2019-02-01 | 北京集创北方科技股份有限公司 | Display system and its electronic equipment |
| CN109300427A (en) * | 2018-10-25 | 2019-02-01 | 深圳市明微电子股份有限公司 | The row of display control chip sweeps control method and storage medium |
| CN109429016A (en) * | 2017-08-31 | 2019-03-05 | 西安诺瓦电子科技有限公司 | Display control program |
| CN109427288A (en) * | 2017-08-31 | 2019-03-05 | 西安诺瓦电子科技有限公司 | Displaying screen controller, display control program and method |
-
2019
- 2019-08-07 CN CN201910723962.2A patent/CN112346679B/en active Active
Patent Citations (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3812485A (en) * | 1971-05-15 | 1974-05-21 | Int Computers Ltd | Visual display device |
| US6847335B1 (en) * | 1998-10-29 | 2005-01-25 | Ati International Srl | Serial communication circuit with display detector interface bypass circuit |
| CN101635136A (en) * | 2009-06-12 | 2010-01-27 | 深圳市科陆电子科技股份有限公司 | Method and system for controlling low-speed display screen |
| CN201514738U (en) * | 2009-09-04 | 2010-06-23 | 王文杰 | LED display screen |
| US9495492B1 (en) * | 2015-01-05 | 2016-11-15 | Cadence Design Systems, Inc. | Implementing synchronous triggers for waveform capture in an FPGA prototyping system |
| CN104658486A (en) * | 2015-03-25 | 2015-05-27 | 何书专 | High-compatibility LED display screen controller |
| CN104900187A (en) * | 2015-06-16 | 2015-09-09 | 西安诺瓦电子科技有限公司 | LED display board control method, LED display board control device, and LED control card |
| CN105261328A (en) * | 2015-11-20 | 2016-01-20 | 青岛中科软件股份有限公司 | ARM and FPGA-based LED display screen control system |
| CN205564253U (en) * | 2016-04-18 | 2016-09-07 | 西安诺瓦电子科技有限公司 | First full -color LED display control card of door and first full -color LED display screen system of door |
| CN106297655A (en) * | 2016-08-17 | 2017-01-04 | 南京华讯方舟通信设备有限公司 | A kind of OLED display screen and display control unit thereof |
| CN109429016A (en) * | 2017-08-31 | 2019-03-05 | 西安诺瓦电子科技有限公司 | Display control program |
| CN109427288A (en) * | 2017-08-31 | 2019-03-05 | 西安诺瓦电子科技有限公司 | Displaying screen controller, display control program and method |
| CN107403601A (en) * | 2017-09-09 | 2017-11-28 | 深圳吉迪思电子科技有限公司 | A kind of display driver chip and terminal device |
| CN109300427A (en) * | 2018-10-25 | 2019-02-01 | 深圳市明微电子股份有限公司 | The row of display control chip sweeps control method and storage medium |
| CN109300442A (en) * | 2018-10-30 | 2019-02-01 | 北京集创北方科技股份有限公司 | Display system and its electronic equipment |
Non-Patent Citations (5)
| Title |
|---|
| FAIZAN AHMAD KHATTAK: "Brain activity monitoring system with HDMI interface developed on an FPGA", 《IEEE XPLORE》 * |
| 李欢欢等: "基于FPGA的大屏幕扫描控制系统的设计", 《武汉工业学院学报》 * |
| 李欢欢等: "基于FPGA的大屏幕扫描控制系统的设计", 《武汉工业学院学报》, no. 03, 15 September 2010 (2010-09-15) * |
| 郭宝增: "基于FPGA的LED显示屏控制系统设计", 《液晶与显示》, vol. 25, no. 3 * |
| 郭宝增等: "基于FPGA的LED显示屏控制系统设计", 《液晶与显示》, no. 03, 15 June 2010 (2010-06-15) * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN112346679B (en) | 2024-01-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10002105B2 (en) | Display device | |
| CN103105684A (en) | Test method, device, system and test equipment of liquid crystal display module | |
| US20060112210A1 (en) | Method And Related Apparatus For Configuring Lanes to Access Ports | |
| CN112445445B (en) | Screen matching method and device, system controller and LED display | |
| CN110569208A (en) | Control circuit, signal control device, signal control method and system | |
| CN114217921A (en) | Distributed parallel computing method, computing device and storage medium | |
| WO2013174214A1 (en) | Infrared touchscreen receiving circuit and infrared touchscreen | |
| CN117215989B (en) | Heterogeneous acceleration device, heterogeneous acceleration system, heterogeneous acceleration method, heterogeneous acceleration device and storage medium | |
| CN100504835C (en) | Method and equipment for acquiring universal serial port bus port information | |
| CN105609045A (en) | Driving chip cascade system and method of multi-screen driving | |
| CN112346679A (en) | Multi-display screen control system, display system and multi-display screen control method | |
| CN103488601B (en) | A kind of clock delay, data access method, system and equipment | |
| CN110766600B (en) | Image processing system with distributed architecture | |
| US11650950B2 (en) | Control system, switch, and method for controlling execution device | |
| CN101996584B (en) | Method and structure for setting multi-core chip address and display system for application | |
| US8330746B2 (en) | Addressing method and structure for multiple chips and display system thereof | |
| CN109189705B (en) | USB extension method, device, equipment, storage medium and system | |
| CN114978916B (en) | Configuration method of data transmission bandwidth and related equipment | |
| EP2525276B1 (en) | Drive system adaptable to a matrix scanning device | |
| CN115035866A (en) | Partitioned backlight control module, control method thereof, display device and electronic equipment | |
| CN111045623B (en) | Method for processing graphics commands in multi-GPU splicing environment | |
| KR20060130033A (en) | Method and system for direct access to a non-memory mapped device memory | |
| CN111223465A (en) | Communication protocol of serial decoding line driving chip of LED display screen | |
| CN112634824A (en) | Mini-LED display screen splicing display driving system and driving display method | |
| CN117789616B (en) | Connection method, display screen, device and computer readable storage medium for LED box |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |