CN112087359A - Serial communication system - Google Patents
Serial communication system Download PDFInfo
- Publication number
- CN112087359A CN112087359A CN202011045467.XA CN202011045467A CN112087359A CN 112087359 A CN112087359 A CN 112087359A CN 202011045467 A CN202011045467 A CN 202011045467A CN 112087359 A CN112087359 A CN 112087359A
- Authority
- CN
- China
- Prior art keywords
- slave device
- bus
- slave
- serial
- communication data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/40—Bus networks
- H04L12/40006—Architecture of a communication node
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/28—Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
- H04L12/42—Loop networks
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Information Transfer Systems (AREA)
- Small-Scale Networks (AREA)
Abstract
The embodiment of the invention discloses a serial communication system, which comprises: a master device and a plurality of slave devices, the slave devices including a first slave device and a second slave device, each of the first slave devices and each of the second slave devices being installed at random locations, wherein: the main equipment is in communication connection with the first slave equipment through a daisy chain type serial bus, and the daisy chain type serial bus is used for high-speed data transmission in a serial differential transmission mode; the master device is in communication connection with each second slave device through a universal serial bus, and the universal serial bus performs low-speed data transmission in a polling mode. According to the technical scheme of the embodiment of the invention, the bus can be configured according to the configuration requirement of the serial system application scene on the bus on the premise of not additionally increasing the hardware cost, so that the flexibility of bus configuration in the serial communication system is improved.
Description
Technical Field
The embodiment of the invention relates to the technical field of communication, in particular to a serial communication system.
Background
Buses (Bus) are common communication trunks that carry information between various functional components of computers, and are used in a wide variety of communication systems. Generally, the bus structure is divided into two types of parallel and serial. The parallel bus has a high transmission rate, and the serial bus has a low transmission rate. The bus usually adopts a serial bus by comprehensively considering the requirements, the realization difficulty and the cost. A common serial bus is divided according to a communication rate, the rate is below 50M, and the common serial bus can be called as a low-speed bus; rates above 50M may be referred to as high speed buses.
In a typical communication system, a controller typically supports only one type of bus. However, in practical use, some application scenarios require a high-speed bus, and some applications often require a low-speed bus. The method for realizing compatibility of the communication system of the high-speed bus and the low-speed bus comprises the following steps: the coupler module is connected at the end of the high-speed bus module, and the low-speed bus module is connected again through the coupler module (such as BK1250 module). Fig. 1 is a schematic diagram illustrating the effect of compatibility between a high-speed bus and a low-speed bus through a coupler in the prior art. As shown in fig. 1, a coupler is disposed between the high-speed bus and the low-speed bus, and from the perspective of the communication protocol, the coupler is a slave of the high-speed bus and is also a master of the low-speed bus.
However, the use of a coupler compatible with both the high speed bus and the low speed bus not only introduces additional hardware for the coupler, but also increases the hardware cost. In addition, for an application scenario in which high-speed and low-speed buses are used in a mixed manner, the bus configuration mode can only be a mode in which the high-speed bus is in front of the low-speed bus, and therefore the bus configuration mode cannot meet the requirement of the application scenario for diversified bus configuration.
Disclosure of Invention
The embodiment of the invention provides a serial communication system, which is used for configuring a bus according to the configuration requirement of a serial system application scene on the bus on the premise of not additionally increasing the hardware cost, so that the flexibility of bus configuration in the serial communication system is improved.
An embodiment of the present invention provides a serial communication system, including a master device and a plurality of slave devices, where each of the slave devices includes a first slave device and a second slave device, and each of the first slave devices and each of the second slave devices are installed at a random position, where:
the main equipment is in communication connection with the first slave equipment through a daisy chain type serial bus, and the daisy chain type serial bus is used for high-speed data transmission in a serial differential transmission mode;
the master device is in communication connection with each second slave device through a universal serial bus, and the universal serial bus performs low-speed data transmission in a polling mode.
According to the embodiment of the invention, the daisy chain type serial bus is adopted to establish the communication connection between the master device and the plurality of first slave devices, the universal serial bus is adopted to establish the communication connection between the master device and the plurality of second slave devices, the daisy chain type serial bus is adopted to carry out high-speed data transmission with the first slave devices in a serial differential transmission mode, and the universal serial bus is adopted to carry out low-speed data transmission with the second slave devices in a polling mode, so that the problems that the existing communication system is compatible with the high-speed bus and the low-speed bus through a coupler, extra hardware needs to be introduced, the flexibility of bus configuration is poor and the like are solved, the bus is configured according to the configuration requirement of a serial system application scene on the premise of not additionally increasing the hardware cost, and the flexibility of bus configuration in the serial communication system is improved.
Drawings
FIG. 1 is a schematic diagram illustrating the effect of compatibility of a high-speed bus and a low-speed bus through a coupler in the prior art;
fig. 2 is a schematic diagram of a serial communication system according to an embodiment of the present invention;
fig. 3 is a schematic diagram of a serial communication system according to an embodiment of the present invention;
fig. 4 is a schematic structural diagram of a serial communication system applied to a high-speed bus application scenario according to a second embodiment of the present invention;
fig. 5 is a schematic structural diagram of a serial communication system applied to a high-speed bus application scenario according to a second embodiment of the present invention;
fig. 6 is a schematic structural diagram of a scenario in which a serial communication system according to a third embodiment of the present invention is applied to a high-speed bus;
fig. 7 is a schematic structural diagram of a scenario in which a serial communication system according to a third embodiment of the present invention is applied to a high-speed and low-speed hybrid bus;
fig. 8 is a schematic diagram illustrating an effect of performing hardware capacity expansion on a serial communication system through a bus expansion module according to a fourth embodiment of the present invention;
fig. 9 is a flowchart of a serial communication method according to a fifth embodiment of the present invention;
fig. 10is a schematic diagram of a serial communication apparatus according to a sixth embodiment of the present invention;
fig. 11 is a schematic structural diagram of a computer device according to a seventh embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention.
It should be further noted that, for the convenience of description, only some but not all of the relevant aspects of the present invention are shown in the drawings. Before discussing exemplary embodiments in more detail, it should be noted that some exemplary embodiments are described as processes or methods depicted as flowcharts. Although a flowchart may describe the operations (or steps) as a sequential process, many of the operations can be performed in parallel, concurrently or simultaneously. In addition, the order of the operations may be re-arranged. The process may be terminated when its operations are completed, but may have additional steps not included in the figure. The processes may correspond to methods, functions, procedures, subroutines, and the like.
The terms "first" and "second," and the like in the description and claims of embodiments of the invention and in the drawings, are used for distinguishing between different objects and not for describing a particular order. Furthermore, the terms "comprising" and "having," as well as any variations thereof, are intended to cover non-exclusive inclusions. For example, a process, method, system, article, or apparatus that comprises a list of steps or elements is not set forth for a listed step or element but may include steps or elements not listed.
A general control system, such as a large PLC (Programmable Logic Controller) system or a measurement and control device, generally includes a power module, a Central Processing Unit (CPU) module, an external communication module, an Input/Output (IO) module, and a dedicated function module. The system can configure IO modules with respective required functions according to different application requirements of an industrial control field, so that a flexible and complex industrial measurement and control system is formed. Considering that the number of IO modules in the system is large, in order to facilitate connection and module expansion, data interaction between the central processing unit module and the IO modules of the control system is generally implemented in a bus form, which is also called an IO bus.
The IO bus may be divided into a parallel bus and a serial bus according to the interface form. Common parallel buses include Local Bus (Local Bus), Peripheral Component Interconnect (PCI), virtual machine Bus (VME), which is a general computer Bus (VME), and the like, and are generally used in high-speed demand situations. However, because of the factors of many parallel IO bus signals, strict wiring requirements, high cost, short communication distance and the like, the application is less. Common serial IO buses include 485 and 422, CAN (Controller Area Network), profibus (process field bus), ethercat (Ethernet for Control Automation Technology, Ethernet-based open architecture field bus system), profinet (a new generation of Automation bus standard based on industrial Ethernet Technology), and the like. Of the serial IO buses, 485, 422, CAN, profibus and other buses have the advantages of low cost and easiness in implementation, but have the defect of low speed, and the maximum speed CAN reach dozens of M. Such low-rate buses can meet application requirements in early industrial control, but as industrial control develops, higher-rate buses are required in more and more occasions. The ethercat and profinet buses have high speed which can reach 100M, but all need ASIC chips of special manufacturers, and have high implementation cost and low flexibility.
Example one
Fig. 2 is a schematic diagram of a serial communication system according to an embodiment of the present invention, and as shown in fig. 2, the structure of the serial communication system includes: a master device 10 and a plurality of slave devices 20, the slave devices 20 including a first slave device 210 and a second slave device 220, each of the first slave devices 210 and each of the second slave devices 220 being installed at random positions, wherein: the master device 10is in communication connection with each first slave device 210 through a daisy chain type serial bus 30, and the daisy chain type serial bus 30 performs high-speed data transmission through a serial differential transmission mode; the master device 10 and each of the second slave devices 220 are communicatively connected via a universal serial bus 40, and the universal serial bus 40 performs low-speed data transmission by a polling method.
The master device 10 may be configured to send a control instruction or interactive data to each slave device 20, so as to control each slave device 20 or obtain relevant interactive data of each slave device 20. The slave device 20 may be configured to receive and respond to various commands sent by the master device 10. Optionally, the first slave device 210 may be a high-speed IO module, and the second slave device 220 may be a low-speed IO module. The daisy-chained serial bus 30 is also a serial bus wired in a daisy-chained connection structure. The daisy-chained serial bus 30 may perform high-speed data transmission by serial differential transmission, i.e. the transmitting end transmits electrical signals with equal amplitude and opposite phases on two serial signal lines, and the receiving end performs subtraction on the received two serial signal lines to obtain a signal with doubled amplitude. The universal serial bus 40 may be a serial bus wired in a general structure, and each of the second slave devices 220 and the master device 10 may be communicatively connected by one low-speed bus as the universal serial bus 40. The usb 40 may perform low-speed data transmission in a polling manner. The polling method is that the master device 10 communicates with one of the second slave devices 220 and then communicates with the other second slave devices 220 after completing communication. The bus types adopted by the daisy-chained serial bus 30 and the universal serial bus 40 may be 485, 422, CAN (Controller Area Network), profibus (process field bus), and the like, and the embodiments of the present invention do not limit the bus types of the daisy-chained serial bus 30 and the universal serial bus 40.
In the embodiment of the present invention, the plurality of devices on the serial bus are divided into the master device 10 and the slave device 20 according to functions. The slave device 20 may further include a first slave device 210 and a second slave device 220, among others. The number of the first slave devices 210 may be multiple, the number of the second slave devices 220 may also be multiple, and each of the first slave devices 210 and the second slave devices 220 may be installed at will according to actual needs. For example, the slave devices 20 may be installed in the order of the first slave device 210, the second slave device 220, and the first slave device 210, and the installation order of the slave devices 20 is not limited in the embodiment of the present invention.
In particular, master device 10is responsible for initiating and terminating a communication process to each first slave device 210 via daisy-chained serial bus 30. Since each first slave device 210 may be a high-speed IO module and the daisy-chained serial bus 30 may implement high-speed data transmission, a communication process between the master device 10 and each first slave device 210 may be applicable to an application scenario of a high-speed bus. Meanwhile, the master device 10 may initiate and terminate a communication process to each second slave device 220 through the universal serial bus 40. Since each second slave device 220 may be a low-speed IO module and the universal serial bus 40 may implement low-speed data transmission, a communication process between the master device 10 and each second slave device 220 may be applicable to an application scenario of a low-speed bus. In addition, the communication process between the master device 10 and each slave first device 210, and the communication process between the master device 10 and each slave second device 220 are independent and do not affect each other. That is, high-speed data transmission and low-speed data transmission can be realized in parallel between the master device 10 and each slave device 20. Therefore, the serial communication system provided by the embodiment of the invention can simultaneously meet various configuration requirements of a high-speed bus, a low-speed bus and a high-low hybrid bus.
Fig. 3 is a schematic diagram of a serial communication system according to an embodiment of the present invention, and as shown in fig. 3, the serial communication system may further include a power module 50, where the power module 50 supplies power to the master device 10 and each slave device 20 through a power bus 60. Wherein, the installation position of the power module 50 can be set according to actual requirements. For example, when the master device 10 in the serial communication system consumes a large amount of power and requires a large through-current, the power supply module 50 may be installed between the master device 10 and the first slave device. The first slave device, i.e. the slave device directly connected to the master device 10, may be the first device 210 or the second device 220. When the power consumption of the master device 10 in the serial communication system is small, the power supply module 50 may be installed at the end of the serial communication system, i.e., at the farthest position from the master device 10.
In an alternative embodiment of the present invention, to achieve parallel support of a high-speed bus and a low-speed bus, the processor of the master device may include a high-speed IO bus interface and a low-speed IO bus interface. The processor of the master device 10 and the processor of the first slave device 210 are connected in communication through a high-speed IO bus signal, and the processor of the master device 10 and the processor of the second slave device 220 are connected in communication through a low-speed IO bus signal.
For example, the processor of the host device 10 may adopt an Intel I78665U processor, and the processor of the host device 10 may support both a high-speed bus interface and a low-speed bus interface, and the specific device model of the processor of the host device 10is not limited in the embodiment of the present invention. The high-speed bus interface may be in the form of an LVDS (Low Voltage Differential Signaling) interface, and the Low-speed bus interface may be determined according to the type of the universal serial bus 40. For example, when the universal serial bus 40 employs 422, the low speed bus interface may be the 422 interface. Specifically, the LVDS interface may be implemented by a scheme of converting PCIE (Peripheral Component Interconnect Express, high speed serial computer expansion bus standard) to 100BASE-FX, and specifically, an I210IS chip and an 88e1112 phy chip may be used. I210IS is set to PCIE to SGMII mode, 88E1112 is set to SGMII to 100BASE-FX mode. The 422 interface can be directly realized by adopting a UART (Universal Asynchronous Receiver/Transmitter) interface of the processor and combining a 422 driving chip.
The serial communication system provided by the embodiment of the invention can be applied to an application system which relates to the serial transmission requirement of high speed, low speed or high and low speed mixing, such as a large PLC system and the like.
According to the embodiment of the invention, the daisy chain type serial bus is adopted to establish the communication connection between the master device and the plurality of first slave devices, the universal serial bus is adopted to establish the communication connection between the master device and the plurality of second slave devices, the daisy chain type serial bus is adopted to carry out high-speed data transmission with the first slave devices in a serial differential transmission mode, and the universal serial bus is adopted to carry out low-speed data transmission with the second slave devices in a polling mode, so that the problems that the existing communication system is compatible with the high-speed bus and the low-speed bus through a coupler, extra hardware needs to be introduced, the flexibility of bus configuration is poor and the like are solved, the bus is configured according to the configuration requirement of a serial system application scene on the premise of not additionally increasing the hardware cost, and the flexibility of bus configuration in the serial communication system is improved.
Example two
The present embodiment is embodied based on the above embodiments, and in the embodiment of the present invention, a specific implementation manner of high-speed data transmission between the master device and each first slave device is given.
Fig. 4 is a schematic structural diagram of a serial communication system applied to a high-speed bus application scenario according to a second embodiment of the present invention, and in order to more clearly illustrate a transmission principle of high-speed data, a second slave device in a low-speed bus application scenario is omitted from the structure of the serial communication system. In an alternative embodiment of the present invention, as shown in FIG. 4, the processor of master device 10 may include an LVDS interface; the processor of the first slave device 210 may employ an FPGA (Field-Programmable Gate Array) chip. The processor of master device 10 and the processors of each first slave device 210 may be communicatively coupled via LVDS signals; the processors of each first slave device 210 may be communicatively coupled via LVDS signals. Optionally, the data type of the communication data between the devices may be ethernet packet data, and the data is encoded by using an 8B/10B encoding method of 100 BASE-FX. Meanwhile, in order to improve the message utilization rate, the communication data between the master device 10 and each first slave device 210 may also adopt a bundled frame mode.
It should be noted that the LVDS interface is a data transmission and interface technology, and the core of the technology is to adopt a very low voltage swing high-speed differential transmission data, the rate can reach more than several hundred M, and can realize point-to-point or point-to-multipoint connection, and the LVDS interface has the characteristics of low power consumption, low error rate, low crosstalk, low radiation, low propagation delay, high throughput and the like, and can effectively improve the transmission rate of data. With the rapid development of digital technology, the operating frequency and density of Programmable Logic controllers such as FPGAs (field Programmable gate array) or CPLDs (Complex Programmable Logic devices) are higher and lower, and the cost is lower and lower. Because the FPGA directly integrates rich LVDS interfaces, LVDS signals between devices can be processed by utilizing the LVDS interfaces of the FPGA. Therefore, the use of a special LVDS driving chip can be avoided, the device cost can be reduced, and the occupied space of a Printed Circuit Board (PCB) is saved. The data transmission rate of the daisy chain type serial bus based on the FPGA LVDS interface can reach 100M, the problem of low transmission rate of the existing serial bus can be solved, and the cost of serial transmission cannot be obviously improved. In addition, the master device 10 may provide an LVDS interface in a chip mode of I210IS +88E 1112. The processor of each other first slave device 210 may provide an LVDS interface using an FPGA chip, which is not limited by the embodiment of the present invention.
Accordingly, in the application scenario of the high-speed bus, the master device 10 sends a data packet to each of the first slave devices 210. Each first slave device 210 responds after receiving the data message. In an optional embodiment of the present invention, the master device 10is configured to send downlink communication data to each first slave device 210 through the daisy-chained serial bus 30, and receive uplink communication data fed back by each first slave device 210 for the downlink communication data; the first slave device 210is configured to receive downlink communication data via the daisy-chained serial bus 30, generate uplink communication data from the downlink communication data, and feed back the uplink communication data to the master device 10.
The downlink communication data may be data transmitted by the master device 10 to each slave device 20, and the uplink communication data may be data fed back from the slave device 20 to the master device 10.
Specifically, the first slave device 210 responds to the downlink communication data sent by the master device 10 through the daisy-chained serial bus 30, and feeds back the corresponding uplink communication data to the master device 10. The number of the first slave devices 210 may be multiple, and may be high-speed IO modules of various functional types, and the embodiment of the present invention does not limit the specific device type and the number of the first slave devices 210. When the communication data is downlink, that is, when the master device 10 transmits downlink communication data to each of the first slave devices 210 through the daisy-chained serial bus 30, each of the first slave devices 210 updates the content in the corresponding data packet according to the device address. After receiving the data packet, the last first slave device 210 generates uplink communication data, and feeds back the uplink communication data to the master device 10. When the communication data goes upstream, the intermediate first slave devices 210 all directly pass through the upstream communication data.
Fig. 5 is a schematic structural diagram of a serial communication system applied to a high-speed bus application scenario according to a second embodiment of the present invention, and as shown in fig. 5, in order to more clearly illustrate a transmission principle of high-speed data, a second slave device in a low-speed bus application scenario is omitted from the structure of the serial communication system. In an optional embodiment of the present invention, the first slave device 210 may comprise a start first slave device 211, an intermediate first slave device 212, and an end first slave device 213; the master device 10is specifically configured to: sending downstream communication data to the originating first slave device 211 via the daisy-chained serial bus 30; the start-end first slave device 211 is configured to receive downlink communication data sent by the master device 10, perform data processing on the downlink communication data to obtain intermediate-processed downlink communication data, and send the intermediate-processed downlink communication data to the intermediate first slave device 212; the intermediate first slave device 212 is configured to receive intermediate processed downlink communication data, and sequentially perform data processing on the intermediate processed downlink communication data sent by the previous intermediate first slave device 212 according to the forward serial order of the first devices; the end first slave device 213 is configured to receive the intermediate processing downlink communication data sent by the intermediate first slave device 212, perform data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmit the uplink communication data to the master device 10 according to the reverse serial order of the first device; when the end first slave device 213 is simultaneously used as the intermediate first slave device 212, the end first slave device 213 is configured to receive the intermediate processing downlink communication data sent by the start first slave device 211, perform data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmit the uplink communication data to the master device 10 according to the reverse serial order of the first device.
The originating first slave device 211 is also the first slave device communicatively connected to the first master device 10, i.e. the first slave device in the forward serial order of the first device. The end slave device 213 may be the last first slave device in the forward serial order of the first devices, and may be connected to the master device 10 in a communication manner, or may not be connected to the master device 10 in a communication manner, which is not limited in this embodiment of the present invention. If the last first slave device is in communication connection with the master device 10, when the data stream in the forward serial order of the first devices cannot flow, the communication connection between the last first slave device and the master device 10 may also be used as an alternative link, so that the downlink communication data may be sent to the first slave device 210 in the reverse serial order of the first devices. The intermediate first slave device 212 is then the first slave device between the originating first slave device 210 and the terminating first slave device 230. It is to be understood that when the total number of the first slave devices is 2, the first slave device type may only include the start first slave device 211 and the end first slave device 213, that is, the end first slave device 213 may simultaneously serve as the intermediate first slave device 212. When the total number of the first slave devices is 3, the first slave device type may include a start first slave device 211, a middle first slave device 212, and an end first slave device 213, and the number of the first slave devices of each type is 1. When the total number of the first slave devices is equal to or greater than 4, the first slave device type may include one start first slave device 211, a plurality of intermediate first slave devices 212, and one end first slave device 213, and the number of the intermediate first slave devices 212 is equal to or greater than 2. The intermediate processing downlink communication data may be data obtained by processing downlink communication data by other types of first slave devices except the end first slave device 213. The first device forward serial order may be, for example, a serial order of the beginning first slave device 211, the middle first slave device 212, and the end first slave device 213, that is, a data flow order of downstream communication data in the first slave device. The first device reverse serial order may be the serial order of the end first slave device 213-the middle first slave device 212-the start first slave device 211, i.e. the data flow order of the upstream communication data in the first slave device.
Specifically, taking an application scenario in which the total number of the first slave devices is greater than or equal to 4 as an example, the master device 10 may send downlink communication data to the first master device 211 at the start end through the daisy-chained serial bus 30. The start-end first slave device 211, after receiving the downlink communication data sent by the master device 10, performs data processing on the downlink communication data to obtain intermediate processed downlink communication data, and sends the intermediate processed downlink data to the first intermediate first slave device 212. After receiving the intermediate processing downlink communication data, the first intermediate first slave device 212 processes the intermediate processing downlink communication data, and sequentially issues the intermediate processing downlink communication data to the subsequent intermediate first slave devices 212 according to the forward serial order of the first device. That is, each intermediate first slave device 212 sequentially performs data processing on the intermediate processed downlink communication data sent by the previous intermediate first slave device 212 according to the forward serial order of the first devices. Correspondingly, after the last intermediate first slave device 212 completes data processing on the intermediate processed downlink communication data, it continues to issue to the end first slave device 212. The end first slave device 213 may perform data processing on the received intermediate processed downlink communication data to obtain uplink communication data, and sequentially transmit the uplink communication data to the master device 10 according to the reverse serial order of the first device. That is, the end first slave device 213 first transmits the upstream communication data to the intermediate first slave device 212 connected to the end first slave device 213, then the intermediate first slave device 212 sequentially transmits the upstream communication data to the start first slave device 211 according to the reverse serial order of the first devices, and finally the start first slave device 211 transmits the received upstream communication data to the master device 10. It can be seen that the data stream on the daisy-chained serial bus 30 is transmitted from one first slave device 210 to the next first slave device 210 in turn, i.e. the intermediate first slave device 212 receives and processes the data and then transmits the processed data to the next first slave device 210 in turn. The processor chip of the master device 10 may convert the transmitted data into a serial signal, and transmit the data in a bundled frame manner.
It can be understood that, when the total number of the first slave devices is 3, after receiving the downlink communication data sent by the master device 10, the start-end first slave device 211 performs data processing on the downlink communication data to obtain intermediate processed downlink communication data, and sends the intermediate processed downlink communication data to the intermediate first slave device 212. After receiving the intermediate processing downlink communication data, the intermediate first slave device 212 processes the intermediate processing downlink communication data and continues to send to the end first slave device 213. The end first slave device 213 may perform data processing on the received intermediate processed downstream communication data to obtain upstream communication data. When the total number of first slave devices is 2, i.e. there is no intermediate first slave device 212, the end first slave device 212 may simultaneously be an intermediate first slave device 212. At this time, the end first slave device 212 is configured to receive the intermediate processing downlink communication data sent by the start first slave device 211, perform data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmit the uplink communication data to the master device 10 according to the reverse serial order of the first device. That is, the end first slave device 213 transparently transmits the upstream communication data to the start first slave device 211, and the start first slave device 211 transparently transmits the upstream communication data to the master device 10.
It should be noted that, if the end first slave device 213 is directly connected to the master device 10 in a communication manner, the end first slave device 213 may also directly transmit the uplink communication data to the master device 10 in a transparent manner, which is not limited in this embodiment of the present invention.
In an alternative embodiment of the present invention, the master device 10is configured to send an ID configuration packet, a device type configuration packet, a device parameter configuration packet, and an interaction packet to the first slave device via the daisy-chained serial bus 30; the first slave device 210is configured to sequentially process the ID configuration data packet, the device type configuration data packet, the device parameter configuration data packet, and the interactive data packet according to the device forward serial order through the daisy-chained serial bus 30 to obtain a data packet processing result, and sequentially transmit the data packet processing result to the master device 10 through the daisy-chained serial bus 30 according to the device reverse serial order.
The data packet processing result is also a response data packet obtained by processing the ID configuration data packet, the device type configuration data packet, the device parameter configuration data packet, and the interaction data packet by the first slave device 210.
In an alternative embodiment of the invention, the master device 10is configured to send an ID configuration packet to the first slave device 210 via the daisy-chained serial bus 30; the first slave device 210is configured to sequentially perform ID configuration processing on the ID configuration packets according to the forward serial order of the first device through the daisy-chained serial bus 30 to obtain response ID configuration packets, and sequentially transmit the response ID configuration packets to the master device 10 according to the reverse serial order of the first device through the daisy-chained serial bus 30.
The ID configuration packet is used to configure the device ID of each first slave device 210. The response ID configuration packet may be a final response packet formed after the ID configuration processing of the ID configuration packet by each first slave device 210is completed.
In this embodiment of the present invention, the master device 10 may perform power-on initial configuration on each first slave device 210. Optionally, the power-on initial configuration may include, but is not limited to, an ID configuration, a device type configuration, a device parameter configuration, and the like. The ID configuration process may specifically be: the master device 10 sends an ID configuration packet to each first slave device 210 via the daisy-chained serial bus 30. The first slave device 210 may sequentially perform ID configuration processing on the ID configuration packets according to the forward serial order of the first device through the daisy-chained serial bus 30, and after all the first slave devices complete the ID configuration processing, a response ID configuration packet may be obtained, and the last first slave device may sequentially transmit the response ID configuration packet to the master device 10 through the daisy-chained serial bus 30 according to the reverse serial order of the first device.
In one specific example, the master device transmits an ID configuration broadcast packet, which may include an ID initial value and a local ID identification for each slave device. It will be appreciated that the local ID identification of each first slave device in the ID configuration broadcast packet may be initialized to null. Alternatively, the ID initial value may be 0. After each first slave device receives the ID configuration broadcast packet through the daisy-chained serial bus, the local ID identifier corresponding to the ID configuration broadcast packet is configured in combination with the current ID value, for example, the local ID identifier is configured in a "current ID value + 1" manner. After the local ID identification configuration of each first slave device is completed, the updated ID configuration broadcast packet is continuously issued to the next first slave device through the daisy chain type serial bus until the last first slave device completes the local ID identification configuration, a response message is formed, and the response message is directly and thoroughly transmitted and reported to the master device through the daisy chain type serial bus. The master device may obtain the local ID identification information of each first slave device through the response message, where the local ID identification of the first slave device 1 is 1, the local ID identification of the first slave device 2 is 2, and the local ID identification of the first slave device 3 is 3, for example.
In an alternative embodiment of the invention, the master device 10is adapted to send a device type configuration packet to the first slave device 210 via the daisy-chained serial bus 30; the first slave device 210is configured to receive the device type configuration data packets sequentially through the daisy-chained serial bus 30 according to the forward serial order of the first device, update the local device type in the device type configuration data packets according to the local ID identifier to obtain the responder device type configuration data packets, and transmit the responder device type configuration data packets sequentially through the daisy-chained serial bus 30 according to the reverse serial order of the first device to the master device 10.
The device type configuration packet may be used to obtain device type information of each first slave device 210. The response device type configuration packet may be a final response packet formed after the first slave device 210 completes the update processing of the native device type of the device type configuration packet.
In this embodiment of the present invention, the device type configuration process of the master device 10 for each first slave device 210 may specifically be: the master device 10 sends a device type configuration packet to each of the first slave devices 210 via the daisy-chained serial bus 30. The first slave device 210 may sequentially receive the device type configuration packets according to the forward serial order of the first device via the daisy-chained serial bus 30, and update the corresponding native device type in the device type configuration packets according to the native ID. After all the first slave devices complete the ID configuration processing, the responder device type configuration data packet can be obtained, and the responder device type configuration data packet is transmitted to the master device 10 by the last first slave device through the daisy-chained serial bus 30 in sequence according to the reverse serial order of the first device.
In a specific example, the master device sends a device type configuration packet, which may include a native ID identifier of each slave device and a corresponding native device type. It will be appreciated that the native device type of each first slave device in the device type configuration packet may be initialized to null. After each first slave device receives the device type configuration data packet through the daisy-chained serial bus, the corresponding local device type in the device type configuration data packet is configured according to the local ID identifier, for example, the first slave device 1 (device type is device a) updates the local device type of which the local ID identifier is "1" in the device type configuration data packet to device a. After the updating of the local device type by each first slave device is completed, the updated device type configuration data packet is continuously issued to the next first slave device through the daisy chain type serial bus until the last first slave device completes the updating of the local device type, a response message is formed, and the response message is directly and thoroughly transmitted and reported to the master device through the daisy chain type serial bus. The master device may obtain the local device type information of each first slave device through the response message, for example, the local device type of the first slave device 1 is device a, the local device type of the first slave device 2 is device B, and the local device type of the first slave device 3 is device C.
In an optional embodiment of the present invention, when the device type information of each first slave device, which is obtained by the master device 10 according to the responder device type configuration packet, does not match the device type information pre-stored in each first slave device 210, exception handling is performed.
Optionally, the master device 10 may also store device type information corresponding to each first slave device 210 in advance. Accordingly, when the device type information of each first slave device 210 acquired by the master device 10 by responding to the device type configuration packet does not match the pre-stored device type information of each first slave device 210, it indicates that some or all of the first slave devices 210 may malfunction. At this time, the master device 10 may perform exception processing. For example, the normal communication state of the first slave device 210is suspended, a fault indicator lamp is turned on, and abnormal data is reported.
In an alternative embodiment of the present invention, the master device 10is configured to send a device parameter configuration packet to the first slave device 210 via the daisy-chained serial bus 30; the first slave device 210is configured to sequentially receive the device parameter configuration data packets according to the forward serial order of the first device through the daisy-chained serial bus 30, sequentially obtain the local device parameters in the device type configuration data packet according to the local ID identifier by each slave device, obtain the responder device parameter configuration data packet, and sequentially transmit the responder device parameter configuration data packet to the master device 10 through the daisy-chained serial bus 30 according to the reverse serial order of the device.
The device parameter configuration packet may be used to configure the function parameters of each first slave device 210. The response device parameter configuration data packet may be a final response data packet formed after each first slave device 210 acquires the device parameter of the local device according to the device parameter configuration data packet.
In this embodiment of the present invention, the device parameter configuration process of the master device 10 may specifically be: the master device 10 sends a device parameter configuration packet to each of the first slave devices 210 via the daisy-chained serial bus 30. The first slave device 210 may sequentially receive the device parameter configuration packets according to the forward serial order of the first device via the daisy-chained serial bus 30, and obtain the corresponding local device parameters from the device parameter configuration packets according to the local ID. After all the first slave devices acquire the parameters of the local device, the parameter configuration data packets of the responder device can be obtained, and the parameter configuration data packets of the responder device are transmitted to the master device 10 by the last first slave device through the daisy-chain serial bus 30 according to the reverse serial sequence of the first device.
In a specific example, the master device sends a device parameter configuration packet, and the device parameter configuration packet may include a local ID identifier of each first slave device and a corresponding local device parameter. For example, the local device parameters corresponding to the first slave device 1 are: the boot up run time was 6 hours. The local device parameters corresponding to the first slave device 2 are: the constant temperature is 40 ℃. The local device parameters of each first slave device may be the same or different, and the local device parameters may include both a public parameter and a personalized function parameter, and may be configured specifically according to actual service requirements. After each first slave device receives the device parameter configuration data packet through the daisy-chained serial bus, the corresponding local device parameter is acquired from the device parameter configuration data packet according to the local ID identifier, for example, the local device parameter "boot running time" of which the local ID identifier is "1" in the device parameter configuration data packet is acquired by the first slave device 1 is 6 hours. After each first slave device obtains the local device parameters, the device parameter configuration data packet is continuously issued to the next first slave device through the daisy chain type serial bus until the last first slave device obtains the local device parameters, a response message is formed, and the response message is directly and thoroughly transmitted and reported to the master device through the daisy chain type serial bus. The master device can acquire the information that each slave device has acquired the corresponding local device parameter through the response message.
In an alternative embodiment of the present invention, master device 10is configured to send interactive data packets to slave device 20 via daisy-chained serial bus 30; the interactive data packet comprises a periodic interactive data packet and/or a non-periodic interactive data packet; the first slave devices 210 are configured to sequentially receive the interactive data packets through the daisy-chained serial bus 30 according to the forward serial order of the first devices, and each of the first slave devices 210 sequentially updates the local data in the interactive data packets according to the local ID identifier to obtain response interactive data packets, and sequentially transparently transmit the response interactive data packets to the master device 10 through the daisy-chained serial bus 30 according to the reverse serial order of the device.
The interaction data packet may be used for data interaction between the master device 10 and each first slave device 210. The reply interaction packet may be a final reply packet formed by each first slave device 210 responding to the interaction packet. The periodic interactive data packet may be an interactive data packet sent according to a certain period, such as an interactive data packet used by the master device 10 to periodically obtain the current operating state information of each first slave device 210. The aperiodic interactive data packet can be a non-periodic regular data packet, such as a device diagnostic data packet or a device firmware online upgrade data packet.
In this embodiment of the present invention, the normal communication process between the master device 10 and each first slave device 210 may specifically be: master device 10 transmits an interactive data packet to each first slave device 210 via daisy-chained serial bus 30. The first slave device 210 may sequentially receive the interactive data packets according to the forward serial order of the first device through the daisy-chained serial bus 30, and update the data packets in the corresponding region in the interactive data packets according to the local ID. After all the first slave devices complete data updating, response interactive data packets can be obtained, and the last first slave device sequentially transmits the response interactive data packets to the master device 10 through the daisy-chained serial bus 30 according to the reverse serial order of the devices.
In a specific example, the master device sends a device interaction data packet, where the interaction data packet may include a local ID identifier of each first slave device and a corresponding data packet to be updated. For example, the data packet to be updated corresponding to the first slave device 1 is: and the total time of the current equipment starting operation. The data packet to be updated corresponding to the first slave device 2 is: the current device temperature. The data packets to be updated of each first slave device may be the same or different, and may specifically be configured according to actual service requirements, which is not limited in the embodiment of the present invention. After each first slave device receives the interactive data packet through the daisy-chained serial bus, the data message to be updated in the interactive data packet is updated according to the local ID identifier, and if the data message to be updated with the local ID identifier of "1" is updated to "the total time for starting up operation is 6 hours" by the first slave device 1. After each first slave device finishes data updating, the interactive data packet is continuously sent to the next first slave device through the daisy chain type serial bus until the last first slave device finishes data updating to form a response message, and the response message is directly transmitted and reported to the master device through the daisy chain type serial bus. The master device may obtain the interactive data reported by each slave device through the response message.
In an alternative embodiment of the present invention, when the first slave device 210 detects that the downstream adjacent first slave device has a fault, a fault packet is generated, and the fault packet and the interactive response packet are sequentially transmitted to the master device 10 through the daisy-chained serial bus 30 in the reverse serial order of the devices.
Wherein the downstream neighboring first slave device may be a next first slave device determined in the forward serial order of the first devices. Such as the first intermediate first slave device 212 downstream of the originating first slave device 211. The failure packet may be a packet generated by the first slave device 210 for feeding back that the downstream adjacent first slave device failed. The response interactive data packet may be a response message generated after the slave device 20 that finds that the downlink adjacent first slave device has a fault completes data update on the interactive data packet.
In the embodiment of the present invention, the processor of each first slave device 210 (except the last first slave device) may perform failure detection on the downstream adjacent first slave devices respectively. If the first slave device 210 monitors that the first slave device adjacent to the downstream device has a fault, a fault data packet and an interactive response data packet are generated, and the fault data packet and the interactive response data packet are simultaneously and sequentially transmitted to the master device 10 through the daisy-chained serial bus 30 according to the reverse serial order of the first device.
By adopting the technical scheme, the daisy chain type serial bus which adopts the serial differential transmission mode to carry out data transmission establishes the communication connection between the master device and the plurality of first slave devices, so that the master device sends downlink communication data to each first slave device through the daisy chain type serial bus and receives uplink communication data fed back by each first slave device aiming at the downlink communication data.
EXAMPLE III
The present embodiment is embodied based on the foregoing embodiment, and in the embodiment of the present invention, a specific implementation manner of low-speed data transmission between the master device and each second slave device is given. Meanwhile, a specific implementation mode that the master device simultaneously carries out high-speed data transmission and low-speed data transmission is provided.
In this embodiment of the present invention, the master device may be configured to determine a target second slave device according to a forward serial order of the second device, send downlink communication data to the target second slave device through the universal serial bus, and update the target second slave device according to the forward serial order of the second device after receiving uplink communication data fed back by the target second slave device for the downlink communication data; the target second slave device is used for receiving the downlink communication data through the universal serial bus, generating uplink communication data according to the downlink communication data, and feeding back the uplink communication data to the master device.
The forward serial order of the second slave devices may be, for example, a serial order of the start-end second slave device, the middle second slave device, and the end second slave device, that is, a data flow order of downstream communication data in the second slave device. The reverse serial order of the second slave device may be a serial order of the end second slave device, the middle second slave device, and the start second slave device, that is, a data flow order of the uplink communication data in the second slave device. The start second slave device may be a second slave device whose installation position is closest to the master device, the end second slave device may be a second slave device whose installation position is farthest from the master device, and accordingly, the intermediate second slave device may be a second slave device installed between the start second slave device and the end second slave device. The target second slave device may be one of the second slave devices.
Fig. 6 is a schematic structural diagram of a serial communication system applied to a high-speed bus application scenario according to a third embodiment of the present invention, and in order to more clearly illustrate a transmission principle of low-speed data, a first slave device in the high-speed bus application scenario is omitted from the structure of the serial communication system. In an alternative embodiment of the present invention, as shown in fig. 6, when the master device 10 performs low-speed data communication in a polling manner through the universal serial bus 40 (e.g. 422 bus), it first needs to determine a target second slave device according to a forward serial order of the second device, send downlink communication data to the target second slave device through the universal serial bus 40, and receive uplink communication data fed back by the target second slave device for the downlink communication data. For example, if the master device 10 transmits downlink communication data to the second slave device 220 for the first time, the originating second slave device is the target second slave device, and transmits the downlink communication data to the target second slave device. After receiving the downlink communication data, the target second slave device generates uplink communication data according to the downlink communication data, and feeds back the uplink communication data to the master device 10. After the start-end second slave device completes communication with the master device 10, the master device 10 may update a next intermediate second slave device of the start-end second slave device as a target second slave device, and continue to perform communication by using the communication data processing method described above until the master device 10 completes a low-speed data communication process with all the second slave devices.
Fig. 7 is a schematic structural diagram of a scenario where a serial communication system according to a third embodiment of the present invention is applied to a high-speed and low-speed hybrid bus, and in a specific example, as shown in fig. 7, a master device 10 may support a high-speed bus and a low-speed bus interface simultaneously through a multi-core processor. Specifically, the high-speed bus physical layer may additionally adopt a point-to-point LVDS communication based on the FPGA, and the low-speed bus physical layer may adopt a 422 bus. The bus protocol layer can adopt a customized proprietary protocol. The serial communication system can realize the parallel transmission of high-speed data and low-speed data.
According to the technical scheme, the communication connection between the master device and the plurality of second slave devices is established through the universal serial bus which performs data transmission in a polling mode, so that the master device sends downlink communication data to the second slave devices through the universal serial bus and receives uplink communication data fed back by the second slave devices aiming at the downlink communication data, high-speed data transmission and low-speed data transmission can be achieved in parallel without using a coupler, the hardware cost of the serial communication system in a high-speed and low-speed hybrid application scene is reduced, and the flexibility of bus configuration in the serial communication system is improved.
Example four
The present embodiment is embodied based on the above embodiments, and in the embodiment of the present invention, a specific implementation manner of performing hardware capacity expansion on a serial communication system is provided.
In an optional embodiment of the present invention, the serial communication system may further comprise a bus extension module; the bus expansion module is in communication connection with a first tail end slave device and a first start end slave device of the extended serial communication system through LVDS interfaces, and is in communication connection with a second tail end slave device and a second start end slave device of the extended serial communication system through a universal serial bus; the bus expansion module is used for being in communication connection with a bus expansion module of an expansion serial communication system so as to realize hardware capacity expansion of the serial communication system.
The bus expansion module is used for connecting all serial communication systems to realize long-distance bus transmission expansion. The extended serial communication system may be another serial communication system connected to the serial communication system through a bus extension module. It should be noted that the host device may not be deployed in the extended serial communication system. That is, the extended serial communication system controls each slave device by the master device in the serial communication system.
Optionally, the bus extension module includes a high-speed optical module and a low-speed optical module; wherein: the high-speed optical module is used for transmitting communication data of the first slave device in a long distance; and the low-speed optical module is used for transmitting the communication data of the second slave device for a long distance. Alternatively, the high speed optical module may be a hundred mega optical module. Correspondingly, the LVDS signals can directly drive the hundred mega optical module to carry out long-distance remote transmission. The opposite terminal also adopts an optical module to receive and convert signals into electric signals. The 422 signal can be transmitted remotely by adopting a low-speed optical module, and the opposite end adopts the same optical module to receive and then converts the signal into an electric signal.
Fig. 8 is a schematic diagram illustrating an effect of performing hardware capacity expansion on a serial communication system through a bus expansion module according to a fourth embodiment of the present invention. In a specific example, as shown in fig. 8, each device and each bus mounted on the host rack constitute a serial communication system, and each device and each bus mounted on the extension rack constitute an extended serial communication system. The serial communication system and the extended serial communication system are connected through the bus extension module to extend the transmission distance of the bus and the number of various slave devices. Alternatively, the bus expansion modules may be located at the rearmost end of the main chassis and the foremost end of the expansion chassis, respectively. The serial communication system and the extended serial communication system include a Controller (i.e., a master device), a power supply module PWR01, a high-speed IO: H-IO (i.e., first slave), low-speed IO: L-IO (i.e., the second slave), bus extension module BusE01, BusE02, and extension rack power module PWR 02. The power supply module PWR01 provides power to the main chassis. Because the Controller consumes high power and requires a large current, the PWR01 module is located in between the Controller and the IO module. The PWR02 module provides power to the expansion rack because the expansion rack has little overall power consumption and is located on the rightmost side of the rack in the installed position.
The controller module adopts an Intel I78665U CPU, and provides a high-speed LVDS interface and a low-speed IO bus interface at the same time. The LVDS interface is realized by a scheme of converting PCIE into 100BASE-FX, and specifically adopts an I210IS chip and an 88e1112 phy chip. I210IS is set to PCIE to SGMII mode, 88E1112 is set to SGMII to 100BASE-FX mode. The low-speed IO bus interface is a 422 interface and is directly realized by adopting a uart interface of the CPU and a 422 driving chip.
The serial communication system adopts a modular design, and all modules can be plugged in each other through connectors. Alternatively, the connector may be a2 x 10pin euro style connector, which is robust in construction and supports blind mating. And each module is installed on the frame through a back caliper gauge for fixing. The serial communication system on the main frame and each slave device in the extended serial communication system on the extended frame can be randomly installed according to the corresponding position according to the actual application requirement.
According to the technical scheme, the bus expansion module is used for expanding the hardware capacity of the serial communication system, so that the transmission distance of the bus and the number of various slave devices can be effectively expanded, the application range of the serial communication system can be expanded, and the applicability of the serial communication system is improved.
EXAMPLE five
Fig. 9 is a flowchart of a serial communication method according to a fifth embodiment of the present invention, where this embodiment is applicable to a case where a serial communication system is used to perform high-speed data transmission, low-speed data transmission, or parallel high-speed data and low-speed data transmission, and the method may be executed by a serial communication apparatus, where the apparatus may be implemented by software and/or hardware, and may be generally integrated in a computer device, where the computer device may be a master device in the serial communication system and used in cooperation with various slave devices. Accordingly, as shown in fig. 9, the method includes the operations of:
and S110, sending downlink communication data to each slave device through the daisy chain serial bus and/or the universal serial bus.
And S120, receiving uplink communication data fed back by each slave device aiming at the downlink communication data through the daisy-chained serial bus and/or the universal serial bus.
The daisy chain type serial bus carries out high-speed data transmission in a serial differential transmission mode; the universal serial bus performs low-speed data transmission in a polling mode.
Optionally, the processor of the main device includes a high-speed IO bus interface and a low-speed IO bus interface; the processor of the master device is in communication connection with the processor of the first slave device through the high-speed IO bus signal; and the processor of the master device is in communication connection with the processor of the second slave device through the low-speed IO bus signal.
Optionally, the sending downlink communication data to each slave device through the daisy-chained serial bus includes: sending downlink communication data to each first slave device through the daisy-chained serial bus, and receiving uplink communication data fed back by each first slave device for the downlink communication data; the first slave device is used for receiving the downlink communication data through the daisy chain type serial bus, generating uplink communication data according to the downlink communication data, and feeding back the uplink communication data to the master device.
Optionally, the processor of the master device includes a high-speed low-voltage differential signaling LVDS interface; the processor of the first slave device adopts a Field Programmable Gate Array (FPGA) chip; the processor of the master device is in communication connection with the processor of the first slave device through LVDS signals; and the processors of the first slave devices are connected in communication through the LVDS signals.
Optionally, the first slave device includes a start first slave device, an intermediate first slave device, and an end first slave device; the sending of downlink communication data to each slave device through the daisy-chained serial bus comprises: sending the downlink communication data to a first slave device at the starting end through the daisy chain type serial bus; the starting-end first slave device is configured to receive the downlink communication data sent by the master device, perform data processing on the downlink communication data to obtain intermediate processing downlink communication data, and send the intermediate processing downlink data to the intermediate first slave device; the middle first slave device is used for receiving the middle processing downlink communication data and sequentially processing the middle processing downlink communication data issued by the last middle first slave device according to the forward serial sequence of the first device; the tail end first slave device is used for receiving intermediate processing downlink communication data sent by the intermediate first slave device, performing data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmitting the uplink communication data to the master device according to a reverse serial sequence of the first device; when the end first slave device is simultaneously used as the intermediate first slave device, the end first slave device is configured to receive the intermediate processing downlink communication data sent by the start end first slave device, perform data processing on the intermediate processing downlink communication data to obtain the uplink communication data, and transparently transmit the uplink communication data to the master device according to a reverse serial order of the first device.
Optionally, the sending downlink communication data to each slave device through the universal serial bus includes: determining a target second slave device according to a forward serial sequence of a second device, sending downlink communication data to the target second slave device through the universal serial bus, and updating the target second slave device according to the forward serial sequence of the second device after receiving uplink communication data fed back by the target second slave device for the downlink communication data; the target second slave device is configured to receive the downlink communication data through the universal serial bus, generate uplink communication data according to the downlink communication data, and feed back the uplink communication data to the master device.
Optionally, the serial communication system further includes a bus extension module; the bus expansion module is in communication connection with a first tail end slave device and a first start end slave device of an expanded serial communication system through an LVDS interface, and is in communication connection with a second tail end slave device and a second start end slave device of the expanded serial communication system through the universal serial bus; the bus expansion module is used for being in communication connection with a bus expansion module of an expansion serial communication system so as to realize hardware capacity expansion of the serial communication system.
Optionally, the bus extension module includes a high-speed optical module and a low-speed optical module; wherein: the high-speed optical module is used for transmitting communication data of the first slave device in a long distance; the low-speed optical module is used for transmitting communication data of the second slave device in a long distance.
According to the embodiment of the invention, the daisy chain type serial bus is adopted to establish the communication connection between the master device and the plurality of first slave devices, the universal serial bus is adopted to establish the communication connection between the master device and the plurality of second slave devices, the daisy chain type serial bus is adopted to carry out high-speed data transmission with the first slave devices in a serial differential transmission mode, and the universal serial bus is adopted to carry out low-speed data transmission with the second slave devices in a polling mode, so that the problems that the existing communication system is compatible with the high-speed bus and the low-speed bus through a coupler, extra hardware needs to be introduced, the flexibility of bus configuration is poor and the like are solved, the bus is configured according to the configuration requirement of a serial system application scene on the premise of not additionally increasing the hardware cost, and the flexibility of bus configuration in the serial communication system is improved.
It should be noted that any permutation and combination between the technical features in the above embodiments also belong to the scope of the present invention.
EXAMPLE six
Fig. 10is a schematic diagram of a serial communication apparatus according to a sixth embodiment of the present invention, and as shown in fig. 10, the apparatus includes: a downlink communication data sending module A10 and an uplink communication data receiving module A20, wherein:
the downlink communication data sending module A10 is used for sending downlink communication data to each slave device through the daisy-chained serial bus and/or the universal serial bus;
an uplink communication data receiving module a20, configured to receive, through the daisy-chained serial bus and/or the universal serial bus, uplink communication data that is fed back by each slave device for the downlink communication data.
The daisy chain type serial bus carries out high-speed data transmission in a serial differential transmission mode; the universal serial bus performs low-speed data transmission in a polling mode.
According to the embodiment of the invention, the daisy chain type serial bus is adopted to establish the communication connection between the master device and the plurality of first slave devices, the universal serial bus is adopted to establish the communication connection between the master device and the plurality of second slave devices, the daisy chain type serial bus is adopted to carry out high-speed data transmission with the first slave devices in a serial differential transmission mode, and the universal serial bus is adopted to carry out low-speed data transmission with the second slave devices in a polling mode, so that the problems that the existing communication system is compatible with the high-speed bus and the low-speed bus through a coupler, extra hardware needs to be introduced, the flexibility of bus configuration is poor and the like are solved, the bus is configured according to the configuration requirement of a serial system application scene on the premise of not additionally increasing the hardware cost, and the flexibility of bus configuration in the serial communication system is improved.
Optionally, the processor of the main device includes a high-speed IO bus interface and a low-speed IO bus interface; the processor of the master device is in communication connection with the processor of the first slave device through the high-speed IO bus signal; and the processor of the master device is in communication connection with the processor of the second slave device through the low-speed IO bus signal.
Optionally, the downlink communication data sending module a10 is configured to: sending downlink communication data to each first slave device through the daisy-chained serial bus, and receiving uplink communication data fed back by each first slave device for the downlink communication data; the first slave device is used for receiving the downlink communication data through the daisy chain type serial bus, generating uplink communication data according to the downlink communication data, and feeding back the uplink communication data to the master device.
Optionally, the processor of the master device includes a high-speed low-voltage differential signaling LVDS interface; the processor of the first slave device adopts a Field Programmable Gate Array (FPGA) chip; the processor of the master device is in communication connection with the processor of the first slave device through LVDS signals; and the processors of the first slave devices are connected in communication through the LVDS signals.
Optionally, the first slave device includes a start first slave device, an intermediate first slave device, and an end first slave device; a downstream communication data sending module a10, configured to: sending the downlink communication data to a first slave device at the starting end through the daisy chain type serial bus; the starting-end first slave device is configured to receive the downlink communication data sent by the master device, perform data processing on the downlink communication data to obtain intermediate processing downlink communication data, and send the intermediate processing downlink data to the intermediate first slave device; the middle first slave device is used for receiving the middle processing downlink communication data and sequentially processing the middle processing downlink communication data issued by the last middle first slave device according to the forward serial sequence of the first device; the tail end first slave device is used for receiving intermediate processing downlink communication data sent by the intermediate first slave device, performing data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmitting the uplink communication data to the master device according to a reverse serial sequence of the first device; when the end first slave device is simultaneously used as the intermediate first slave device, the end first slave device is configured to receive the intermediate processing downlink communication data sent by the start end first slave device, perform data processing on the intermediate processing downlink communication data to obtain the uplink communication data, and transparently transmit the uplink communication data to the master device according to a reverse serial order of the first device.
Optionally, the downlink communication data sending module a10 is configured to: determining a target second slave device according to a forward serial sequence of a second device, sending downlink communication data to the target second slave device through the universal serial bus, and updating the target second slave device according to the forward serial sequence of the second device after receiving uplink communication data fed back by the target second slave device for the downlink communication data; the target second slave device is configured to receive the downlink communication data through the universal serial bus, generate uplink communication data according to the downlink communication data, and feed back the uplink communication data to the master device.
Optionally, the serial communication system further includes a bus extension module; the bus expansion module is in communication connection with a first tail end slave device and a first start end slave device of an expanded serial communication system through an LVDS interface, and is in communication connection with a second tail end slave device and a second start end slave device of the expanded serial communication system through the universal serial bus; the bus expansion module is used for being in communication connection with a bus expansion module of an expansion serial communication system so as to realize hardware capacity expansion of the serial communication system.
Optionally, the bus extension module includes a high-speed optical module and a low-speed optical module; wherein: the high-speed optical module is used for transmitting communication data of the first slave device in a long distance; the low-speed optical module is used for transmitting communication data of the second slave device in a long distance.
The serial communication device can execute the serial communication method provided by any embodiment of the invention, and has corresponding functional modules and beneficial effects of the execution method. For details of the technique not described in detail in this embodiment, reference may be made to the serial communication method provided in any embodiment of the present invention.
Since the serial communication device described above is a device capable of executing the serial communication method in the embodiment of the present invention, based on the serial communication method described in the embodiment of the present invention, a person skilled in the art can understand the specific implementation of the serial communication device in the embodiment of the present invention and various variations thereof, and therefore, how to implement the serial communication method in the embodiment of the present invention by the serial communication device is not described in detail herein. The device used by those skilled in the art to implement the serial communication method in the embodiments of the present invention is within the scope of the present application.
EXAMPLE seven
Fig. 11 is a schematic structural diagram of a computer device according to a seventh embodiment of the present invention. FIG. 11 illustrates a block diagram of a computer device B12 suitable for use in implementing embodiments of the present invention. The computer device B12 shown in fig. 11 is only an example and should not bring any limitations to the function and scope of the embodiments of the present invention. Device B12 is typically a computing device that assumes the functionality of a master device in a serial communication system.
As shown in FIG. 11, computer device B12 is in the form of a general purpose computing device. The components of computer device B12 may include, but are not limited to: one or more processors B16, a storage device B28, and a bus B18 that connects the various system components (including the storage device B28 and the processor B16).
Bus B18 represents one or more of any of several types of bus structures, including a memory bus or memory controller, a peripheral bus, an accelerated graphics port, and a processor or local bus using any of a variety of bus architectures. By way of example, such architectures include, but are not limited to, an Industry Standard Architecture (ISA) bus, a Micro Channel Architecture (MCA) bus, an enhanced ISA bus, a Video Electronics Standards Association (VESA) local bus, and a Peripheral Component Interconnect (PCI) bus.
Computer device B12 typically includes a variety of computer system readable media. Such media may be any available media that is accessible by computer device B12 and includes both volatile and nonvolatile media, removable and non-removable media.
Storage B28 may include computer system readable media in the form of volatile Memory, such as Random Access Memory (RAM) B30 and/or cache Memory B32. Computer device B12 may further include other removable/non-removable, volatile/nonvolatile computer system storage media. By way of example only, storage system B34 may be used to read from and write to non-removable, nonvolatile magnetic media (not shown in FIG. 11, and commonly referred to as a "hard disk drive"). Although not shown in FIG. 11, a magnetic disk drive for reading from and writing to a removable, nonvolatile magnetic disk (e.g., a "floppy disk") and an optical disk drive for reading from or writing to a removable, nonvolatile optical disk (e.g., a Compact disk-Read Only Memory (CD-ROM), a Digital Video disk (DVD-ROM), or other optical media) may be provided. In these cases, each drive may be connected to bus B18 by one or more data media interfaces. Storage B28 may include at least one program product having a set (e.g., at least one) of program modules that are configured to carry out the functions of embodiments of the invention.
Program module B36, having a set of (at least one) program modules B26, may be stored in, for example, storage device B28, such program modules B26 including, but not limited to, an operating system, one or more application programs, other program modules, and program data, each of which and in some combination may comprise an implementation of a network environment. Program modules B26 generally perform the functions and/or methods of the described embodiments of the invention.
Computer device B12 may also communicate with one or more external devices B14 (e.g., keyboard, pointing device, camera, display B24, etc.), with one or more devices that enable a user to interact with computer device B12, and/or with any devices (e.g., network card, modem, etc.) that enable computer device B12 to communicate with one or more other computing devices. This communication may be through an Input/Output (I/O) interface B22. Also, computer device B12 may communicate with one or more networks (e.g., a Local Area Network (LAN), Wide Area Network (WAN)) and/or a public Network (e.g., the Internet) via Network adapter B20. As shown, the network adapter B20 communicates with the other modules of the computer device B12 over a bus B18. It should be appreciated that although not shown, other hardware and/or software modules may be used in conjunction with computer device B12, including but not limited to: microcode, device drivers, Redundant processing units, external disk drive Arrays, disk array (RAID) systems, tape drives, and data backup storage systems, to name a few.
The processor B16 executes various functional applications and data processing, for example, implementing the serial communication method provided by the above-described embodiments of the present invention, by executing programs stored in the storage device B28.
That is, the processing unit implements, when executing the program: sending downlink communication data to each slave device through the daisy chain type serial bus and/or the universal serial bus; receiving uplink communication data fed back by each slave device aiming at the downlink communication data through the daisy-chained serial bus and/or the universal serial bus; the daisy chain type serial bus carries out high-speed data transmission in a serial differential transmission mode; the universal serial bus performs low-speed data transmission in a polling mode.
Example eight
An embodiment of the present invention further provides a computer storage medium storing a computer program, which when executed by a computer processor is configured to execute the serial communication method according to any one of the above embodiments of the present invention: sending downlink communication data to each slave device through the daisy chain type serial bus and/or the universal serial bus; receiving uplink communication data fed back by each slave device aiming at the downlink communication data through the daisy-chained serial bus and/or the universal serial bus; the daisy chain type serial bus carries out high-speed data transmission in a serial differential transmission mode; the universal serial bus performs low-speed data transmission in a polling mode.
Computer storage media for embodiments of the invention may employ any combination of one or more computer-readable media. The computer readable medium may be a computer readable signal medium or a computer readable storage medium. A computer readable storage medium may be, for example, but not limited to, an electronic, magnetic, optical, electromagnetic, infrared, or semiconductor system, apparatus, or device, or any combination of the foregoing. More specific examples (a non-exhaustive list) of the computer readable storage medium would include the following: an electrical connection having one or more wires, a portable computer diskette, a hard disk, a Random Access Memory (RAM), a Read-Only Memory (ROM), an Erasable Programmable Read-Only Memory (EPROM) or flash Memory), an optical fiber, a portable compact disc Read-Only Memory (CD-ROM), an optical storage device, a magnetic storage device, or any suitable combination of the foregoing. In the context of this document, a computer readable storage medium may be any tangible medium that can contain, or store a program for use by or in connection with an instruction execution system, apparatus, or device.
A computer readable signal medium may include a propagated data signal with computer readable program code embodied therein, for example, in baseband or as part of a carrier wave. Such a propagated data signal may take many forms, including, but not limited to, electro-magnetic, optical, or any suitable combination thereof. A computer readable signal medium may also be any computer readable medium that is not a computer readable storage medium and that can communicate, propagate, or transport a program for use by or in connection with an instruction execution system, apparatus, or device.
Program code embodied on a computer readable medium may be transmitted using any appropriate medium, including but not limited to wireless, wireline, optical fiber cable, Radio Frequency (RF), etc., or any suitable combination of the foregoing.
Computer program code for carrying out operations for aspects of the present invention may be written in any combination of one or more programming languages, including an object oriented programming language such as Java, Smalltalk, C + + or the like and conventional procedural programming languages, such as the "C" programming language or similar programming languages. The program code may execute entirely on the user's computer, partly on the user's computer, as a stand-alone software package, partly on the user's computer and partly on a remote computer or entirely on the remote computer or server. In the case of a remote computer, the remote computer may be connected to the user's computer through any type of network, including a Local Area Network (LAN) or a Wide Area Network (WAN), or the connection may be made to an external computer (for example, through the Internet using an Internet service provider).
It is to be noted that the foregoing is only illustrative of the preferred embodiments of the present invention and the technical principles employed. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious changes, rearrangements and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail by the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the spirit of the present invention, and the scope of the present invention is determined by the scope of the appended claims.
Claims (10)
1. A serial communication system comprising a master device and a plurality of slave devices, said slave devices including a first slave device and a second slave device, each of said first slave device and each of said second slave device being installed at a random location, wherein:
the main equipment is in communication connection with the first slave equipment through a daisy chain type serial bus, and the daisy chain type serial bus is used for high-speed data transmission in a serial differential transmission mode;
the master device is in communication connection with each second slave device through a universal serial bus, and the universal serial bus performs low-speed data transmission in a polling mode.
2. The system of claim 1, wherein the processor of the master device comprises a high speed IO bus interface and a low speed IO bus interface;
the processor of the master device is in communication connection with the processor of the first slave device through the high-speed IO bus signal;
and the processor of the master device is in communication connection with the processor of the second slave device through the low-speed IO bus signal.
3. The system of claim 1, wherein:
the master device is used for sending downlink communication data to each first slave device through the daisy-chained serial bus and receiving uplink communication data fed back by each first slave device aiming at the downlink communication data;
the first slave device is used for receiving the downlink communication data through the daisy chain type serial bus, generating uplink communication data according to the downlink communication data, and feeding back the uplink communication data to the master device.
4. The system of claim 1, wherein the processor of the master device comprises a high-speed low-voltage differential signaling (LVDS) interface; the processor of the first slave device adopts a Field Programmable Gate Array (FPGA) chip;
the processor of the master device is in communication connection with the processor of the first slave device through LVDS signals;
and the processors of the first slave devices are connected in communication through the LVDS signals.
5. The system of claim 3, wherein the first slave devices comprise a beginning first slave device, an intermediate first slave device, and an end first slave device;
the master device is specifically configured to: sending the downlink communication data to a first slave device at the starting end through the daisy chain type serial bus;
the starting-end first slave device is configured to receive the downlink communication data sent by the master device, perform data processing on the downlink communication data to obtain intermediate processing downlink communication data, and send the intermediate processing downlink data to the intermediate first slave device;
the middle first slave device is used for receiving the middle processing downlink communication data and sequentially processing the middle processing downlink communication data issued by the last middle first slave device according to the forward serial sequence of the first device;
the tail end first slave device is used for receiving intermediate processing downlink communication data sent by the intermediate first slave device, performing data processing on the intermediate processing downlink communication data to obtain uplink communication data, and transparently transmitting the uplink communication data to the master device according to a reverse serial sequence of the first device;
when the end first slave device is simultaneously used as the intermediate first slave device, the end first slave device is configured to receive the intermediate processing downlink communication data sent by the start end first slave device, perform data processing on the intermediate processing downlink communication data to obtain the uplink communication data, and transparently transmit the uplink communication data to the master device according to a reverse serial order of the first device.
6. The system of claim 3, wherein the master device is configured to send an ID configuration packet, a device type configuration packet, a device parameter configuration packet, and an interaction packet to the first slave device via the daisy-chained serial bus;
the first slave device is configured to sequentially process the ID configuration data packet, the device type configuration data packet, the device parameter configuration data packet, and the interaction data packet according to a device forward serial order through the daisy-chained serial bus to obtain a data packet processing result, and sequentially transmit the data packet processing result to the master device through the daisy-chained serial bus according to a device reverse serial order.
7. The system of claim 3, wherein when the first slave device listens for a failure of a downstream adjacent first slave device, a failure packet is generated, and the failure packet and the transaction response packet are sequentially transmitted through the daisy-chained serial bus to the master device in reverse serial order.
8. The system of claim 1, wherein:
the master device is configured to determine a target second slave device according to a forward serial order of a second device, send downlink communication data to the target second slave device through the universal serial bus, and update the target second slave device according to the forward serial order of the second device after receiving uplink communication data fed back by the target second slave device for the downlink communication data;
the target second slave device is configured to receive the downlink communication data through the universal serial bus, generate uplink communication data according to the downlink communication data, and feed back the uplink communication data to the master device.
9. The system of claim 1, further comprising a bus expansion module; the bus expansion module is in communication connection with a first tail end slave device and a first start end slave device of an expanded serial communication system through an LVDS interface, and is in communication connection with a second tail end slave device and a second start end slave device of the expanded serial communication system through the universal serial bus;
the bus expansion module is used for being in communication connection with a bus expansion module of an expansion serial communication system so as to realize hardware capacity expansion of the serial communication system.
10. The system of claim 9, wherein the bus extension module comprises a high speed optical module and a low speed optical module; wherein:
the high-speed optical module is used for transmitting communication data of the first slave device in a long distance;
the low-speed optical module is used for transmitting communication data of the second slave device in a long distance.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011045467.XA CN112087359B (en) | 2020-09-28 | 2020-09-28 | Serial communication system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011045467.XA CN112087359B (en) | 2020-09-28 | 2020-09-28 | Serial communication system |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112087359A true CN112087359A (en) | 2020-12-15 |
CN112087359B CN112087359B (en) | 2022-03-18 |
Family
ID=73738455
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011045467.XA Active CN112087359B (en) | 2020-09-28 | 2020-09-28 | Serial communication system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112087359B (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114124614A (en) * | 2021-11-22 | 2022-03-01 | 浙江华消科技有限公司 | Signal transmission method and system, storage medium and electronic device |
CN117349215A (en) * | 2023-08-31 | 2024-01-05 | 武汉市正弦电气技术有限公司 | Ultra-high-speed serial communication method and system of extension unit |
WO2024154970A1 (en) * | 2023-01-18 | 2024-07-25 | 주식회사 엘엑스세미콘 | Data transmission device and display device |
Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5675811A (en) * | 1995-08-18 | 1997-10-07 | General Magic, Inc. | Method for transmitting information over an intelligent low power serial bus |
US20060095719A1 (en) * | 2004-09-17 | 2006-05-04 | Chuei-Liang Tsai | Microcontroller having partial-twin structure |
WO2007036048A1 (en) * | 2005-09-30 | 2007-04-05 | Mosaid Technologies Incorporated | Daisy chain cascading devices |
US20100005214A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhancing bus efficiency in a memory system |
CN101917318A (en) * | 2010-02-11 | 2010-12-15 | 深圳市国微电子股份有限公司 | High-low speed bus systems and connection device thereof |
CN102662383A (en) * | 2012-05-29 | 2012-09-12 | 张二浩 | Cascade-extendable chain control system, chain control module and realizing method |
CN104077254A (en) * | 2013-03-29 | 2014-10-01 | 慧荣科技股份有限公司 | state switching method |
CN104199685A (en) * | 2014-08-13 | 2014-12-10 | 上海新储集成电路有限公司 | I/O device and computer system with same |
CN104882941A (en) * | 2015-06-12 | 2015-09-02 | 联想(北京)有限公司 | Electronic equipment, and control method therefor |
CN105959140A (en) * | 2016-04-29 | 2016-09-21 | 北京东土科技股份有限公司 | Online debugging method and device of non-network-management type switching equipment |
US20180205572A1 (en) * | 2015-07-17 | 2018-07-19 | Denso Corporation | Communication system |
CN108304333A (en) * | 2017-12-26 | 2018-07-20 | 中国科学院长春光学精密机械与物理研究所 | A kind of one master and multiple slaves formula bus |
CN108614797A (en) * | 2016-12-12 | 2018-10-02 | 中国航空工业集团公司西安航空计算技术研究所 | A kind of high low-frequency serial bus integrated interface of polymorphic type |
CN109165184A (en) * | 2018-09-29 | 2019-01-08 | 中国科学院国家空间科学中心 | A kind of 1553B bus system based on dual bus transceiver |
CN109787610A (en) * | 2018-12-21 | 2019-05-21 | 珠海亿智电子科技有限公司 | A kind of interface circuit that realizing full duplex communication and method |
CN110048865A (en) * | 2019-04-23 | 2019-07-23 | 深圳市麦格米特控制技术有限公司 | A kind of bus data transmission method, device, electronic equipment and storage medium |
CN110166338A (en) * | 2019-05-17 | 2019-08-23 | 华东师范大学 | A kind of Cascading Methods of serial communication interface |
CN111090603A (en) * | 2019-12-31 | 2020-05-01 | 中国科学院合肥物质科学研究院 | LVDS-to-USB 3.0 adapter |
-
2020
- 2020-09-28 CN CN202011045467.XA patent/CN112087359B/en active Active
Patent Citations (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5675811A (en) * | 1995-08-18 | 1997-10-07 | General Magic, Inc. | Method for transmitting information over an intelligent low power serial bus |
US20060095719A1 (en) * | 2004-09-17 | 2006-05-04 | Chuei-Liang Tsai | Microcontroller having partial-twin structure |
WO2007036048A1 (en) * | 2005-09-30 | 2007-04-05 | Mosaid Technologies Incorporated | Daisy chain cascading devices |
US20100005214A1 (en) * | 2008-07-01 | 2010-01-07 | International Business Machines Corporation | Enhancing bus efficiency in a memory system |
CN101917318A (en) * | 2010-02-11 | 2010-12-15 | 深圳市国微电子股份有限公司 | High-low speed bus systems and connection device thereof |
CN102662383A (en) * | 2012-05-29 | 2012-09-12 | 张二浩 | Cascade-extendable chain control system, chain control module and realizing method |
CN104077254A (en) * | 2013-03-29 | 2014-10-01 | 慧荣科技股份有限公司 | state switching method |
CN104199685A (en) * | 2014-08-13 | 2014-12-10 | 上海新储集成电路有限公司 | I/O device and computer system with same |
CN104882941A (en) * | 2015-06-12 | 2015-09-02 | 联想(北京)有限公司 | Electronic equipment, and control method therefor |
US20180205572A1 (en) * | 2015-07-17 | 2018-07-19 | Denso Corporation | Communication system |
CN105959140A (en) * | 2016-04-29 | 2016-09-21 | 北京东土科技股份有限公司 | Online debugging method and device of non-network-management type switching equipment |
CN108614797A (en) * | 2016-12-12 | 2018-10-02 | 中国航空工业集团公司西安航空计算技术研究所 | A kind of high low-frequency serial bus integrated interface of polymorphic type |
CN108304333A (en) * | 2017-12-26 | 2018-07-20 | 中国科学院长春光学精密机械与物理研究所 | A kind of one master and multiple slaves formula bus |
CN109165184A (en) * | 2018-09-29 | 2019-01-08 | 中国科学院国家空间科学中心 | A kind of 1553B bus system based on dual bus transceiver |
CN109787610A (en) * | 2018-12-21 | 2019-05-21 | 珠海亿智电子科技有限公司 | A kind of interface circuit that realizing full duplex communication and method |
CN110048865A (en) * | 2019-04-23 | 2019-07-23 | 深圳市麦格米特控制技术有限公司 | A kind of bus data transmission method, device, electronic equipment and storage medium |
CN110166338A (en) * | 2019-05-17 | 2019-08-23 | 华东师范大学 | A kind of Cascading Methods of serial communication interface |
CN111090603A (en) * | 2019-12-31 | 2020-05-01 | 中国科学院合肥物质科学研究院 | LVDS-to-USB 3.0 adapter |
Non-Patent Citations (2)
Title |
---|
T. GREVSMUHL: "Standard industry components as I/O extension for an Interlock System at PITZ, MTF and XFEL", 《2009 16TH IEEE-NPSS REAL TIME CONFERENCE》 * |
王玉华: "基于CAN/LIN总线的汽车空调控制系统的设计", 《中国优秀硕士学位论文全文数据库》 * |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN114124614A (en) * | 2021-11-22 | 2022-03-01 | 浙江华消科技有限公司 | Signal transmission method and system, storage medium and electronic device |
CN114124614B (en) * | 2021-11-22 | 2023-06-13 | 浙江华消科技有限公司 | Signal transmission method and system, storage medium and electronic device |
WO2024154970A1 (en) * | 2023-01-18 | 2024-07-25 | 주식회사 엘엑스세미콘 | Data transmission device and display device |
CN117349215A (en) * | 2023-08-31 | 2024-01-05 | 武汉市正弦电气技术有限公司 | Ultra-high-speed serial communication method and system of extension unit |
Also Published As
Publication number | Publication date |
---|---|
CN112087359B (en) | 2022-03-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112087359B (en) | Serial communication system | |
US20100122003A1 (en) | Ring-based high speed bus interface | |
US20110302357A1 (en) | Systems and methods for dynamic multi-link compilation partitioning | |
CN103616937A (en) | Mainboard, PCIE network card and server system | |
CN113872796B (en) | Server and node equipment information acquisition method, device, equipment and medium thereof | |
CN104008082A (en) | Converter of 1553B bus remote terminal (RT) node and controller area network (CAN) bus | |
CN114721992B (en) | Server and server management system thereof | |
CN107943733A (en) | The interconnected method of parallel bus between a kind of veneer | |
US20220070018A1 (en) | Usb type-c/pd port real time monitoring and control in an automotive or industrial ecosystem | |
US10474604B2 (en) | Transmitting universal serial bus (USB) data over alternate mode connection | |
CN103105895A (en) | Computer system and display cards thereof and method for processing graphs of computer system | |
CN103428050A (en) | Multipath CAN (controller area network) simulation system based on CAN bus | |
CN112165423A (en) | Serial communication method, electronic equipment and storage medium | |
CN203554492U (en) | Controller LAN bus intelligent interface device and satellite | |
CN115303203A (en) | Debugging board of vehicle-mounted controller, vehicle-mounted controller mainboard and vehicle | |
CN111371799B (en) | Method, device and equipment for controlling data receiving and transmitting of MCTP (Multi-channel media Port) controller | |
EP2677438B1 (en) | Host electronic device and host determination method | |
CN209911956U (en) | Improved double-wire to single-wire conversion module and serial-port to single-wire communication circuit | |
CN104123259A (en) | USB resource utilization method | |
CN111884892B (en) | Data transmission method and system based on shared link protocol | |
CN205193696U (en) | 10, 000, 000, 000 network boards | |
CN103729213A (en) | Flash online upgrade method and device | |
CN216014148U (en) | Server and server backboard | |
CN204836207U (en) | Register is synthesized to 1394B bus interface protection type | |
CN103514125A (en) | Main control electronic device and main control end operating method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |