CN112001140A - Useful deviation time sequence optimization method based on PSO algorithm - Google Patents
Useful deviation time sequence optimization method based on PSO algorithm Download PDFInfo
- Publication number
- CN112001140A CN112001140A CN202011165958.8A CN202011165958A CN112001140A CN 112001140 A CN112001140 A CN 112001140A CN 202011165958 A CN202011165958 A CN 202011165958A CN 112001140 A CN112001140 A CN 112001140A
- Authority
- CN
- China
- Prior art keywords
- optimal solution
- global optimal
- time
- pso algorithm
- particle position
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
- G06F30/3315—Design verification, e.g. functional simulation or model checking using static timing analysis [STA]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/20—Design optimisation, verification or simulation
- G06F30/27—Design optimisation, verification or simulation using machine learning, e.g. artificial intelligence, neural networks, support vector machines [SVM] or training a model
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06N—COMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computing arrangements based on biological models
- G06N3/004—Artificial life, i.e. computing arrangements simulating life
- G06N3/006—Artificial life, i.e. computing arrangements simulating life based on simulated virtual individual or collective life forms, e.g. social simulations or particle swarm optimisation [PSO]
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Geometry (AREA)
- Artificial Intelligence (AREA)
- Software Systems (AREA)
- Medical Informatics (AREA)
- Computer Vision & Pattern Recognition (AREA)
- Health & Medical Sciences (AREA)
- Life Sciences & Earth Sciences (AREA)
- Biomedical Technology (AREA)
- Biophysics (AREA)
- Computational Linguistics (AREA)
- Data Mining & Analysis (AREA)
- General Health & Medical Sciences (AREA)
- Molecular Biology (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
Description
Claims (7)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011165958.8A CN112001140B (en) | 2020-10-27 | 2020-10-27 | Useful deviation time sequence optimization method based on PSO algorithm |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011165958.8A CN112001140B (en) | 2020-10-27 | 2020-10-27 | Useful deviation time sequence optimization method based on PSO algorithm |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112001140A true CN112001140A (en) | 2020-11-27 |
CN112001140B CN112001140B (en) | 2021-03-30 |
Family
ID=73474472
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011165958.8A Active CN112001140B (en) | 2020-10-27 | 2020-10-27 | Useful deviation time sequence optimization method based on PSO algorithm |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112001140B (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117494630A (en) * | 2023-12-29 | 2024-02-02 | 珠海格力电器股份有限公司 | Register time sequence optimization method and device, electronic equipment and storage medium |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103632001A (en) * | 2013-11-27 | 2014-03-12 | 中国人民解放军国防科学技术大学 | Retention time sequence optimization method based on multiplexing of buffer unit |
CN108988393A (en) * | 2018-08-21 | 2018-12-11 | 广东电网有限责任公司 | A kind of optimization method of micro- source timing of microgrid black starting-up |
CN110598235A (en) * | 2019-06-25 | 2019-12-20 | 眸芯科技(上海)有限公司 | Method and system for repairing time sequence violation in chip design |
-
2020
- 2020-10-27 CN CN202011165958.8A patent/CN112001140B/en active Active
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103632001A (en) * | 2013-11-27 | 2014-03-12 | 中国人民解放军国防科学技术大学 | Retention time sequence optimization method based on multiplexing of buffer unit |
CN108988393A (en) * | 2018-08-21 | 2018-12-11 | 广东电网有限责任公司 | A kind of optimization method of micro- source timing of microgrid black starting-up |
CN110598235A (en) * | 2019-06-25 | 2019-12-20 | 眸芯科技(上海)有限公司 | Method and system for repairing time sequence violation in chip design |
Non-Patent Citations (1)
Title |
---|
郑丹丹等: "基于粒子群优化算法的有用时钟偏差规划", 《浙江大学学报(工学版)》 * |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117494630A (en) * | 2023-12-29 | 2024-02-02 | 珠海格力电器股份有限公司 | Register time sequence optimization method and device, electronic equipment and storage medium |
CN117494630B (en) * | 2023-12-29 | 2024-04-26 | 珠海格力电器股份有限公司 | Register time sequence optimization method and device, electronic equipment and storage medium |
Also Published As
Publication number | Publication date |
---|---|
CN112001140B (en) | 2021-03-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103324774B (en) | A kind of processor performance optimization method based on clock planning deviation algorithm | |
JP5373906B2 (en) | SYSTEM AND METHOD FOR DESIGNING INTEGRATED CIRCUITS USING ADAPTIVEVOLTAGE ANDSCALING OPTIMIZATION | |
WO2022061871A1 (en) | Hybrid-adaptive differential evolution-based iterative algorithm for aeroengine model | |
CN109376467B (en) | Clock tree layout flow method and clock tree deviation compensation device in integrated circuit | |
US6487704B1 (en) | System and method for identifying finite state machines and verifying circuit designs | |
JP5883676B2 (en) | LSI design method | |
JP2011530763A5 (en) | ||
CN112417803B (en) | Automatic optimization method for design parameters of analog integrated circuit based on artificial intelligence algorithm | |
CN112001140B (en) | Useful deviation time sequence optimization method based on PSO algorithm | |
Yang et al. | iTimerC: Common path pessimism removal using effective reduction methods | |
JP5229119B2 (en) | Model generation program, method and apparatus | |
US20140143531A1 (en) | Automatic pipeline stage insertion | |
CN110688723B (en) | Rapid design method for clock distribution network | |
CN112818620B (en) | Chip design optimization system and method based on dynamic unbalanced clock | |
US20170024502A1 (en) | Simulation of Hierarchical Circuit Element Arrays | |
CN112183005B (en) | DFT circuit construction method and application in integrated circuit test mode | |
US9058452B1 (en) | Systems and methods for tracing and fixing unknowns in gate-level simulation | |
US10896283B1 (en) | Noise-based optimization for integrated circuit design | |
JP2011508345A (en) | Integrated technology analysis system | |
CN105046014B (en) | A kind of Design of Asynchronous Sequential Circuit method based on AMS | |
US20110022996A1 (en) | Methods for designing integrated circuits employing context-sensitive and progressive rules and an apparatus employing one of the methods | |
CN106650111B (en) | Clock comprehensive result evaluation method based on time sequence dependency relationship | |
Garg | Common path pessimism removal: An industry perspective: Special session: Common path pessimism removal | |
CN114118423B (en) | Symbol weight-based preamble selection method, system and electronic equipment | |
CN116401977B (en) | Integrated method, integrated device, computing apparatus and storage medium for integrated circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CB03 | Change of inventor or designer information |
Inventor after: Huang Kai Inventor after: Li Peng Inventor after: Li Licheng Inventor after: Xi Wei Inventor after: Zeng Xiangjun Inventor after: Yin Xianggen Inventor after: Song Yitong Inventor after: Zheng Dandan Inventor before: Huang Kai Inventor before: Li Peng Inventor before: Li Licheng Inventor before: Xi Wei Inventor before: Zeng Xiangjun Inventor before: Yin Xianggen Inventor before: Song Yitong Inventor before: Zheng Dandan |
|
CB03 | Change of inventor or designer information |