CN111966624A - PCIe expansion method, system and storage medium thereof - Google Patents

PCIe expansion method, system and storage medium thereof Download PDF

Info

Publication number
CN111966624A
CN111966624A CN202010687814.2A CN202010687814A CN111966624A CN 111966624 A CN111966624 A CN 111966624A CN 202010687814 A CN202010687814 A CN 202010687814A CN 111966624 A CN111966624 A CN 111966624A
Authority
CN
China
Prior art keywords
pull
interfaces
interface
groups
expansion modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010687814.2A
Other languages
Chinese (zh)
Other versions
CN111966624B (en
Inventor
赵海建
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Armorlink SH Corp
Original Assignee
Armorlink SH Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Armorlink SH Corp filed Critical Armorlink SH Corp
Priority to CN202010687814.2A priority Critical patent/CN111966624B/en
Publication of CN111966624A publication Critical patent/CN111966624A/en
Application granted granted Critical
Publication of CN111966624B publication Critical patent/CN111966624B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4282Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
    • G06F13/4286Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus using a handshaking protocol, e.g. RS232C link

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)

Abstract

The application relates to a PCIe expansion method, a system and a storage medium thereof, comprising: electrically connecting a plurality of PCIe expansion modules with a processor through PCIe interfaces, correspondingly connecting reserved interfaces among the PCIe expansion modules, and correspondingly connecting control interfaces with the reserved interfaces; the PCIe expansion module automatically selects corresponding fork configuration, and the processor sets a pre-stored control protocol for the control interface; the control interface and the reserved interface perform handshake operation, and the reserved interface returns handshake information; if the handshake information is successful, the processor defines an enabling function and an unloading function for the PCIe expansion module and opens a data storage authority; if the handshake information is failure, the processor replaces the prestored control protocol and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration. The application has the effect of simplifying the operation steps of expanding PCIe.

Description

PCIe expansion method, system and storage medium thereof
Technical Field
The present application relates to the PCIe field, and in particular, to a PCIe expansion method, system, and storage medium thereof.
Background
At present, a mainboard of an industrial personal computer is connected with a plurality of peripheral devices, including function expansion cards or adapter cards externally connected on a PCI-E interface, and the adapter cards can transmit data through the PCIe interface when expanding. Typically, an interface will have one or more function expansion cards or adapter cards, such as an Option A of 2xPCIEX8Slot and an Option B of 1xPCIEX8Slot +2xPCIEX4 Slot.
The above prior art solutions have the following drawbacks: if a plurality of options are used, the BIOS configuration needs to be modified, or the BOM on the motherboard needs to be changed, however, when the motherboard runs, this scheme cannot flexibly change or expand the function expansion card or the adapter card on the PCI-E interface, and many operation steps are required to modify the BIOS configuration or change the BOM on the motherboard every time.
In view of the above-mentioned related technologies, the inventor considers that the existing PCIe extension operation steps have the defect of modifying the BIOS configuration or changing the BOM on the motherboard every time.
Disclosure of Invention
In order to simplify the operation steps of expanding PCIe, the application provides a PCIe expanding method, a system and a storage medium thereof.
In a first aspect, the present application provides a PCIe expansion method, which adopts the following technical solutions:
a PCIe expansion method comprising the steps of:
s1: the method comprises the steps of obtaining a plurality of PCIe expansion modules with a plurality of reserved interfaces, and electrically connecting the PCIe expansion modules with a processor through the PCIe interfaces, wherein the processor is provided with a control interface corresponding to the reserved interfaces;
s2: connecting reserved interfaces among a plurality of PCIe expansion modules in a one-to-one correspondence manner, and connecting control interfaces with the reserved interfaces in a one-to-one correspondence manner;
s3: the PCIe expansion module automatically selects corresponding fork configuration, and the processor sets a pre-stored control protocol for the control interface;
s4: the control interface and the reserved interface perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation; and the number of the first and second groups,
s5: if the handshake information is successful, the processor defines an enabling function and an unloading function for the PCIe expansion module and opens a data storage authority; if the handshake information is failure, the processor replaces the prestored control protocol and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
By adopting the technical scheme, the reserved interface is connected with the control interface, so that the PCIe expansion modules are not only connected through the PCIe data interface, the corresponding fork configuration is automatically selected according to the plurality of inserted PCIe expansion modules, the mode compatibility of the control interface to the PCIe expansion modules is realized through the reserved interface, the BIOS configuration does not need to be modified or the BOM on the mainboard is not needed to be changed every time, and the operation steps for expanding the PCIe are simplified.
Preferably, the method further comprises the following steps:
the PCIe expansion module comprises a group of 8-channel expansion modules and two groups of 4-channel expansion modules, the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; and the number of the first and second groups,
and after recognizing the pull-up interface and the pull-down interface, the processor makes preset pull-up/down settings corresponding to a group of 8-channel expansion modules and two groups of 4-channel expansion modules.
By adopting the technical scheme, the compatibility of one group of 8-channel expansion modules and two groups of 4-channel expansion modules is realized.
Preferably, the method further comprises the following steps:
the PCIe expansion module also comprises two groups of 8-channel expansion modules, the reserved interfaces of the two groups of 8-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with a controller interface through independent leads; and the number of the first and second groups,
and after recognizing the pull-up interface and the pull-down interface, the processor makes preset pull-up/down settings corresponding to the two groups of 8-channel expansion modules.
By adopting the technical scheme, the compatibility of the two groups of 8-channel expansion modules is realized.
Preferably, the method further comprises the following steps:
the PCIe expansion module also comprises four groups of 4-channel expansion modules, the reserved interfaces of the four groups of 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with a controller interface through independent leads; after recognizing the pull-up interface and the pull-down interface, the processor makes preset pull-up/down settings corresponding to four groups of 4-channel expansion modules; detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate;
modifying BIOS setting or changing main board BOM setting, disabling pull-up interface and pull-down interface of the processor, and detecting that the data transmission rate of the four groups of 4-channel expansion modules is a second transmission rate; and the number of the first and second groups,
if the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
By adopting the technical scheme, the compatibility of four groups of 4-channel expansion modules is realized.
In a second aspect, the present application provides a PCIe expansion system, which adopts the following technical solutions:
a PCIe expansion system comprising a processor and a PCIe expansion module having a plurality of reserved interfaces, further comprising the following modules:
the connection expansion module is used for acquiring a plurality of PCIe expansion modules and electrically connecting the PCIe expansion modules with the processor through PCIe interfaces; connecting reserved interfaces among a plurality of PCIe expansion modules in a one-to-one correspondence manner, and connecting control interfaces with the reserved interfaces in a one-to-one correspondence manner;
the fork configuration module is used for enabling the PCIe expansion module to automatically select corresponding fork configuration, and the processor sets a pre-stored control protocol for the control interface;
the handshake operation module is used for enabling the control interface and the reserved interface to perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation; and the number of the first and second groups,
the state control module is used for judging whether the handshake information is successful or not, and defining an enabling function and an unloading function and opening a data storage authority for the PCIe expansion module by the processor; if the handshake information is failure, the processor replaces the prestored control protocol and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
By adopting the technical scheme, the connection expansion module is connected with the reserved interface and the control interface, so that the connection of the PCIe expansion module is realized through a PCIe data interface, the fork configuration module automatically selects corresponding fork configuration according to a plurality of inserted PCIe expansion modules, the handshake operation module and the state control module enable the control interface to realize mode compatibility of the PCIe expansion module through the reserved interface, the BIOS configuration does not need to be modified or the BOM on the mainboard does not need to be changed every time, and the operation steps for expanding the PCIe become simple.
Preferably, the system also comprises the following modules:
the PCIe expansion module is set into a group of 8-channel expansion modules and two groups of 4-channel expansion modules, the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with a controller interface through independent leads; and the number of the first and second groups,
and the first setting module is used for making a pull-up/down setting which is preset and corresponds to one group of 8-channel expansion modules and two groups of 4-channel expansion modules after the processor identifies the pull-up interface and the pull-down interface.
By adopting the technical scheme, the first expansion module and the first setting module realize the compatibility of one group of 8-channel expansion modules and two groups of 4-channel expansion modules.
Preferably, the system also comprises the following modules:
the second expansion module is used for setting the PCIe expansion module into two groups of 8-channel expansion modules, the reserved interfaces of the two groups of 8-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; and the number of the first and second groups,
and the second setting module is used for making the processor make pull-up/down setting which is preset and corresponds to the two groups of 8-channel expansion modules after identifying the pull-up interface and the pull-down interface.
By adopting the technical scheme, the second expansion module and the second setting module realize the compatibility of the two groups of 8-channel expansion modules.
Preferably, the system also comprises the following modules:
the third expansion module is used for setting the PCIe expansion module into four groups of 4-channel expansion modules, the reserved interfaces of the four groups of 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; after recognizing the pull-up interface and the pull-down interface, the processor makes preset pull-up/down settings corresponding to four groups of 4-channel expansion modules; detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate; and the number of the first and second groups,
the third setting module is used for modifying the BIOS setting or changing the BOM setting of the mainboard, disabling the pull-up interface and the pull-down interface of the processor and detecting that the data transmission rate of the four groups of 4-channel expansion modules is the second transmission rate; if the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
By adopting the technical scheme, the third expansion module and the third setting module realize the compatibility of four groups of 4-channel expansion modules.
In a third aspect, the present application provides a computer storage medium, which adopts the following technical solutions:
a computer readable storage medium storing a computer program capable of being loaded by a processor and executing any of the PCIe expansion methods described above.
Drawings
Fig. 1 is a schematic flow chart of a PCIe expansion method according to the present application.
FIG. 2 is a block diagram illustrating the first and second cases of the PCIe expansion method of the present application.
FIG. 3 is a block diagram of a system architecture of a third case of the PCIe expansion method of the present application.
FIG. 4 is a block diagram of a system architecture of the PCIe expansion system of the present application.
Reference numerals: 1. a processor; 2. a PCIe expansion module; 3. connecting the expansion module; 4. a bifurcation configuration module; 5. a handshake operation module; 6. and a state control module.
Detailed Description
The present application is described in further detail below with reference to figures 1-4.
The embodiments of the present application will be described in further detail with reference to the drawings attached hereto.
The embodiment of the application discloses a PCIe expansion method, as shown in fig. 1, including the following steps:
s1: the method comprises the steps of obtaining a plurality of PCIe expansion modules 2 with a plurality of reserved interfaces, electrically connecting the PCIe expansion modules 2 with a processor 1 through the PCIe interfaces, and arranging a control interface corresponding to the reserved interfaces on the processor 1. The processor 1 is an intel-processor-skylake-s-kabyloke-s-coffeelake-s adopting a 14nm process, and the control interface can adopt two wires of CFG5 and CFG6 on the processor 1. The processor 1 is connected with the PCIe expansion module 2 through the PCIex16 Slot/GF.
S2: reserved interfaces among the PCIe expansion modules 2 are connected in a one-to-one correspondence mode, and control interfaces are connected with the reserved interfaces in a one-to-one correspondence mode. CFG5CFG6 receives rsvdpin from PCIiersercard and makes the corresponding pull-up/down setting.
S3: PCIe expansion module 2 automatically selects the corresponding fork configuration, and processor 1 sets the pre-stored control protocol for the control interface. The processor 1 automatically selects the corresponding bifurcation configuration according to the inserted PCIiersercard.
S4: the control interface and the reserved interface perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation.
And the number of the first and second groups,
s5: if the handshake information is successful, the processor 1 defines an enabling function and an unloading function for the PCIe expansion module 2 and opens a data storage authority; if the handshake information is failure, the processor 1 replaces the prestored control protocol, and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
Specifically, as shown in fig. 2, in the first case, the PCIe expansion module 2 includes a set of 8-channel expansion modules and two sets of 4-channel expansion modules, and the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules include a pull-up interface and a pull-down interface, and the pull-up interface and the pull-down interface are electrically connected to the controller interface through independent leads, respectively. After recognizing the pull-up interface and the pull-down interface, the processor 1 makes preset pull-up/down settings corresponding to a group of 8-channel expansion modules and two groups of 4-channel expansion modules.
In the second case, the PCIe expansion module 2 further includes two groups of 8-channel expansion modules, where the reserved interfaces of the two groups of 8-channel expansion modules include a pull-up interface and a pull-down interface, and the pull-up interface and the pull-down interface are electrically connected to the controller interface through independent leads, respectively. After recognizing the pull-up interface and the pull-down interface, the processor 1 makes preset pull-up/down settings corresponding to the two groups of 8-channel expansion modules.
As shown in fig. 3, in a third case, the PCIe expansion module 2 further includes four groups of 4-channel expansion modules, where the reserved interfaces of the four groups of 4-channel expansion modules include a pull-up interface and a pull-down interface, and the pull-up interface and the pull-down interface are electrically connected to the controller interface through independent leads, respectively; after recognizing the pull-up interface and the pull-down interface, the processor 1 makes preset pull-up/down settings corresponding to the four groups of 4-channel expansion modules; and detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate. And modifying the BIOS setting or changing the BOM setting of the mainboard, disabling the pull-up interface and the pull-down interface of the processor 1, and detecting that the data transmission rate of the four groups of 4-channel expansion modules is a second transmission rate. If the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
A plurality of combinations of the first, second and third cases, e.g., one set of 8-channel expansion modules and two sets of 4-channel expansion modules, are compatible with the two sets of 8-channel expansion modules; the 8-channel expansion module and the 4-channel expansion module are compatible with the four 4-channel expansion modules; the two groups of 8-channel expansion modules are compatible with the four groups of 4-channel expansion modules; one group of 8-channel expansion modules and two groups of 4-channel expansion modules are compatible with the two groups of 8-channel expansion modules and the four groups of 4-channel expansion modules; the compatibility can be realized by reducing the operation steps but reducing the transmission rate, so that the transmission rate can be optimized by comparing the transmission rates and selecting the operation mode with the highest transmission rate, and the real compatibility can be realized under different conditions from the result.
The implementation principle of the PCIe expansion method in the embodiment of the present application is as follows: the reserved interface is connected with the control interface, so that the PCIe expansion modules 2 are connected through PCIe data interfaces, corresponding fork configuration is automatically selected according to the plurality of inserted PCIe expansion modules 2, the control interface realizes mode compatibility of the PCIe expansion modules 2 through the reserved interface, BIOS configuration does not need to be modified or BOM on a mainboard does not need to be changed every time, and the operation steps of PCIe expansion are simplified.
The embodiment of the present application further discloses a PCIe expansion system, as shown in fig. 4, including a processor 1 and a PCIe expansion module 2 having a plurality of reserved interfaces, further including the following modules:
the connection expansion module 3 is used for acquiring a plurality of PCIe expansion modules 2 and electrically connecting the PCIe expansion modules 2 with the processor 1 through PCIe interfaces; reserved interfaces among the PCIe expansion modules 2 are connected in a one-to-one correspondence mode, and control interfaces are connected with the reserved interfaces in a one-to-one correspondence mode.
And the bifurcation configuration module 4 is used for enabling the PCIe expansion module 2 to automatically select corresponding bifurcation configuration, and the processor 1 sets a prestored control protocol for the control interface.
And the handshake operation module 5 is used for enabling the control interface and the reserved interface to perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation.
And the number of the first and second groups,
the state control module 6 is configured to determine that, if the handshake information is successful, the processor 1 defines an enable function and an offload function for the PCIe expansion module 2 and opens a data storage permission; if the handshake information is failure, the processor 1 replaces the prestored control protocol, and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
The first expansion module is used for setting the PCIe expansion module 2 into a group of 8-channel expansion modules and two groups of 4-channel expansion modules, the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads. And the first setting module is used for making pull-up/down setting which is preset and corresponds to one group of 8-channel expansion modules and two groups of 4-channel expansion modules after the processor 1 identifies the pull-up interface and the pull-down interface.
And the second expansion module is used for setting the PCIe expansion module 2 into two groups of 8-channel expansion modules, the reserved interfaces of the two groups of 8-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads. And the second setting module is used for making pull-up/down setting which is preset and corresponds to the two groups of 8-channel expansion modules after the processor 1 identifies the pull-up interface and the pull-down interface.
The third expansion module is used for setting the PCIe expansion module 2 into four groups of 4-channel expansion modules, the reserved interfaces of the four groups of 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; after recognizing the pull-up interface and the pull-down interface, the processor 1 makes preset pull-up/down settings corresponding to the four groups of 4-channel expansion modules; and detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate. The third setting module is used for modifying the BIOS setting or changing the BOM setting of the mainboard, disabling the pull-up interface and the pull-down interface of the processor 1 and detecting that the data transmission rate of the four groups of 4-channel expansion modules is the second transmission rate; if the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
The implementation principle of the PCIe expansion system in the embodiment of the present application is as follows: the connection expansion module 3 connects the reserved interface with the control interface, so that the connection of the PCIe expansion module 2 is realized not only through a PCIe data interface. The first expansion module and the first setting module realize the compatibility of one group of 8-channel expansion modules and two groups of 4-channel expansion modules. The second expansion module and the second setting module realize the compatibility of two groups of 8-channel expansion modules. The third expansion module and the third setting module realize the compatibility of four groups of 4-channel expansion modules. The fork configuration module 4 automatically selects corresponding fork configuration according to the plurality of inserted PCIe expansion modules 2, the handshake operation module 5 and the state control module 6 enable the control interface to realize mode compatibility of the PCIe expansion modules 2 through a reserved interface, BIOS configuration does not need to be modified or BOM on a mainboard does not need to be changed every time, and operation steps for expanding PCIe become simple.
The embodiment of the present application further discloses a computer-readable storage medium, which stores a computer program that can be loaded by the processor 1 and execute the PCIe expansion method described above.
The above embodiments are preferred embodiments of the present application, and the protection scope of the present application is not limited by the above embodiments, so: all equivalent changes made according to the structure, shape and principle of the present application shall be covered by the protection scope of the present application.

Claims (9)

1. A PCIe expansion method, comprising: the method comprises the following steps:
s1: the method comprises the steps of obtaining a plurality of PCIe expansion modules (2) with a plurality of reserved interfaces, electrically connecting the PCIe expansion modules (2) with a processor (1) through the PCIe interfaces, and arranging control interfaces corresponding to the reserved interfaces on the processor (1);
s2: reserved interfaces among the PCIe expansion modules (2) are correspondingly connected one by one, and control interfaces are correspondingly connected with the reserved interfaces one by one;
s3: the PCIe expansion module (2) automatically selects corresponding fork configuration, and the processor (1) sets a pre-stored control protocol for the control interface;
s4: the control interface and the reserved interface perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation; and the number of the first and second groups,
s5: if the handshake information is successful, the processor (1) defines an enabling function and an unloading function for the PCIe expansion module (2) and opens a data storage authority; if the handshake information is failure, the processor (1) replaces the prestored control protocol and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
2. The method of claim 1, wherein: further comprising:
the PCIe expansion module (2) comprises a group of 8-channel expansion modules and two groups of 4-channel expansion modules, the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with a controller interface through independent leads; and the number of the first and second groups,
and after recognizing the pull-up interface and the pull-down interface, the processor (1) makes preset pull-up/down settings corresponding to one group of 8-channel expansion modules and two groups of 4-channel expansion modules.
3. The method of claim 2, wherein: further comprising:
the PCIe expansion module (2) further comprises two groups of 8-channel expansion modules, the reserved interfaces of the two groups of 8-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; and the number of the first and second groups,
and after recognizing the pull-up interface and the pull-down interface, the processor (1) makes preset pull-up/down settings corresponding to the two groups of 8-channel expansion modules.
4. A method according to claim 2 or 3, characterized in that: further comprising:
the PCIe expansion module (2) further comprises four groups of 4-channel expansion modules, the reserved interfaces of the four groups of 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; after recognizing the pull-up interface and the pull-down interface, the processor (1) makes preset pull-up/down settings corresponding to four groups of 4-channel expansion modules; detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate;
modifying BIOS setting or changing main board BOM setting, disabling a pull-up interface and a pull-down interface of the processor (1), and detecting that the data transmission rate of the four groups of 4-channel expansion modules is a second transmission rate; and the number of the first and second groups,
if the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
5. A PCIe expansion system comprising a processor (1) and a PCIe expansion module (2) having a plurality of reserved interfaces, characterized in that: the system also comprises the following modules:
the connection expansion module (3) is used for acquiring a plurality of PCIe expansion modules (2) and electrically connecting the PCIe expansion modules (2) with the processor (1) through PCIe interfaces; reserved interfaces among the PCIe expansion modules (2) are correspondingly connected one by one, and control interfaces are correspondingly connected with the reserved interfaces one by one;
the fork configuration module (4) is used for enabling the PCIe expansion module (2) to automatically select corresponding fork configuration, and the processor (1) sets a pre-stored control protocol for the control interface;
the handshake operation module (5) is used for enabling the control interface and the reserved interface to perform handshake operation through a control protocol, and the reserved interface returns handshake information in the handshake operation; and the number of the first and second groups,
the state control module (6) is used for judging whether the handshake information is successful or not, the processor (1) defines an enabling function and an unloading function for the PCIe expansion module (2) and opens a data storage authority; if the handshake information is failure, the processor (1) replaces the prestored control protocol and jumps to S4; if no handshake information is received, the control interface is closed, and the closing state is continued for a set duration.
6. The system of claim 5, wherein: the system also comprises the following modules:
the PCIe expansion module (2) is set into a group of 8-channel expansion modules and two groups of 4-channel expansion modules, the reserved interfaces of the 8-channel expansion modules and the 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with a controller interface through independent leads; and the number of the first and second groups,
and the first setting module is used for making a pull-up/down setting which is preset and corresponds to one group of 8-channel expansion modules and two groups of 4-channel expansion modules after the processor (1) identifies the pull-up interface and the pull-down interface.
7. The system of claim 6, wherein: the system also comprises the following modules:
the second expansion module is used for setting the PCIe expansion module (2) into two groups of 8-channel expansion modules, the reserved interfaces of the two groups of 8-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; and the number of the first and second groups,
and the second setting module is used for making the processor (1) preset pull-up/down settings corresponding to the two groups of 8-channel expansion modules after identifying the pull-up interface and the pull-down interface.
8. The system according to claim 6 or 7, characterized in that: the system also comprises the following modules:
the third expansion module is used for setting the PCIe expansion module (2) into four groups of 4-channel expansion modules, the reserved interfaces of the four groups of 4-channel expansion modules comprise pull-up interfaces and pull-down interfaces, and the pull-up interfaces and the pull-down interfaces are respectively and electrically connected with the controller interface through independent leads; after recognizing the pull-up interface and the pull-down interface, the processor (1) makes preset pull-up/down settings corresponding to four groups of 4-channel expansion modules; detecting the data transmission rate of the four groups of 4-channel expansion modules as a first transmission rate; and the number of the first and second groups,
the third setting module is used for modifying the BIOS setting or changing the BOM setting of the mainboard, disabling the pull-up interface and the pull-down interface of the processor (1), and detecting that the data transmission rate of the four groups of 4-channel expansion modules is a second transmission rate; if the second transmission rate is less than the first transmission rate, the BIOS setting is restored or the main board BOM setting is changed, and the pull-up interface and the pull-down interface are enabled.
9. A computer-readable storage medium characterized by: a computer program which can be loaded by a processor (1) and which performs the method according to any one of claims 1 to 4 is stored.
CN202010687814.2A 2020-07-16 2020-07-16 PCIe expansion method, system and storage medium thereof Active CN111966624B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010687814.2A CN111966624B (en) 2020-07-16 2020-07-16 PCIe expansion method, system and storage medium thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010687814.2A CN111966624B (en) 2020-07-16 2020-07-16 PCIe expansion method, system and storage medium thereof

Publications (2)

Publication Number Publication Date
CN111966624A true CN111966624A (en) 2020-11-20
CN111966624B CN111966624B (en) 2022-02-15

Family

ID=73361445

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010687814.2A Active CN111966624B (en) 2020-07-16 2020-07-16 PCIe expansion method, system and storage medium thereof

Country Status (1)

Country Link
CN (1) CN111966624B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080235713A1 (en) * 2007-03-23 2008-09-25 Bigfoot Networks, Inc. Distributed Processing System and Method
CN103163948A (en) * 2011-12-13 2013-06-19 深圳市杰和科技发展有限公司 Low-power consumption and high integration main board with a plurality of expansion interfaces
CN103176930A (en) * 2013-04-02 2013-06-26 无锡江南计算技术研究所 Input/output (I/O) framework expanding method based on standard PCIe upstream port
CN106371807A (en) * 2016-08-30 2017-02-01 华为技术有限公司 Method and device for extending processor instruction set
CN107168911A (en) * 2017-05-05 2017-09-15 天津市英贝特航天科技有限公司 A kind of PCIE extended methods and expansion equipment for processor
US20180011713A1 (en) * 2016-07-06 2018-01-11 Giga-Byte Technology Co.,Ltd. Bios control method for pci-e lane
CN108268413A (en) * 2018-02-28 2018-07-10 郑州云海信息技术有限公司 Extend system, method, server and the machine system of PCIE interface quantities
CN109165183A (en) * 2018-09-14 2019-01-08 贵州华芯通半导体技术有限公司 Peripheral assembly quickly interconnects atomic operation hardware implementation method, apparatus and system

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20080235713A1 (en) * 2007-03-23 2008-09-25 Bigfoot Networks, Inc. Distributed Processing System and Method
CN103163948A (en) * 2011-12-13 2013-06-19 深圳市杰和科技发展有限公司 Low-power consumption and high integration main board with a plurality of expansion interfaces
CN103176930A (en) * 2013-04-02 2013-06-26 无锡江南计算技术研究所 Input/output (I/O) framework expanding method based on standard PCIe upstream port
US20180011713A1 (en) * 2016-07-06 2018-01-11 Giga-Byte Technology Co.,Ltd. Bios control method for pci-e lane
CN106371807A (en) * 2016-08-30 2017-02-01 华为技术有限公司 Method and device for extending processor instruction set
CN107168911A (en) * 2017-05-05 2017-09-15 天津市英贝特航天科技有限公司 A kind of PCIE extended methods and expansion equipment for processor
CN108268413A (en) * 2018-02-28 2018-07-10 郑州云海信息技术有限公司 Extend system, method, server and the machine system of PCIE interface quantities
CN109165183A (en) * 2018-09-14 2019-01-08 贵州华芯通半导体技术有限公司 Peripheral assembly quickly interconnects atomic operation hardware implementation method, apparatus and system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
母芥滨: "基于PCIE总线的高速数据传输通道设计", 《中国优秀博硕士学位论文全文数据库(硕士)信息科技辑》 *

Also Published As

Publication number Publication date
CN111966624B (en) 2022-02-15

Similar Documents

Publication Publication Date Title
CN102129375B (en) Method and equipment for system upgrade of mobile terminal
CN101645055B (en) Logic device on-line loaded method, system and processor
CN102339242A (en) Computer system data recovery device
EP1720281A1 (en) Method for controlling a pluggab a port of a communication device interface board and the interface board
CN110780909A (en) Distributed embedded system upgrading method and device
CN103345407A (en) Control circuit, connectivity controller, connectivity control method and main board
CN108897577A (en) A kind of server backplane CPLD state self-adaption system and method
JP2012063817A (en) Communication device
CN103106113A (en) Interrupt event processing method and processing equipment
CN102081526B (en) Basic input/output system architecture
CN103530215A (en) Self-inspection method and device of inter integrated circuit host and host
CN102043636B (en) Method and device for loading field programmable gate array bit file
CN111966624B (en) PCIe expansion method, system and storage medium thereof
CN114003528A (en) OCP switching card, switching system and switching method
CN113434442A (en) Switch and data access method
CN116300780B (en) Component configuration method, device, electronic equipment and storage medium
CN101162430A (en) Memory card and method of updating memory card program
CN116541026A (en) Self-adaptive chip manufacturer bit stream burning method, device, equipment and medium
CN110673894A (en) Automatic loading method for BOB module ED of home gateway
CN107908418B (en) Method for upgrading logic program of fiber channel node card and fiber channel bus equipment
JP4683845B2 (en) System and method for implementing hidden addresses in a communication module
CN102222054A (en) Data transmission device, method and controller
CN214201615U (en) Input/output device and detection module
CN104636280A (en) Circuit and method for pipe arbitration
CN114185720A (en) Method, device, equipment and storage medium for server dynamic hot backup

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant