CN111966593A - Method for realizing prenatal automatic compensation of chip test quantity - Google Patents
Method for realizing prenatal automatic compensation of chip test quantity Download PDFInfo
- Publication number
- CN111966593A CN111966593A CN202010806653.4A CN202010806653A CN111966593A CN 111966593 A CN111966593 A CN 111966593A CN 202010806653 A CN202010806653 A CN 202010806653A CN 111966593 A CN111966593 A CN 111966593A
- Authority
- CN
- China
- Prior art keywords
- automatic compensation
- sample
- data
- test
- compensation
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/3668—Software testing
- G06F11/3672—Test management
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Quality & Reliability (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
The invention discloses a method for realizing prenatal automatic compensation of chip test quantity, which belongs to the field of integrated circuit semiconductor test, and achieves the effect of automatic compensation by setting three data files and utilizing a software function to automatically compare, judge and process test data so as to automatically generate a compensation value.
Description
Technical Field
The invention belongs to the field of integrated circuit semiconductor testing, and particularly relates to a method for realizing prenatal automatic compensation of chip testing quantity.
Background
The traditional chip test mass production does not have automatic compensation, and if the test data has deviation, the test data is compensated in a fixed compensation mode. However, the fixed compensation method requires manual data collection and analysis and calculation, and manual modification of the fixed compensation value. The method has complicated flow, delays the production line time, is not beneficial to improving the productivity, and is easy to make mistakes in manual modification, thus causing the error detection of mass production.
The original fixed compensation method needs an engineer to manually test a certain number of chips each time, and whether unsatisfactory data appears due to problems such as contact and the like is observed in the test process,
and after the test is finished, processing such as acquisition and calculation is carried out on the data, the obtained fixed compensation is manually filled into a program, and then the test mass production is carried out. Therefore, the time of normal mass production of a production line is delayed, the productivity is influenced, and even the risk of mis-filling exists, so that the misdetection of chips is caused. Therefore, an automatic compensation method for reducing complicated processes, saving process time, improving productivity and reducing errors is very important. The automatic compensation method does not need manual calculation, does not need to observe data in operation, does not need to manually fill in a fixed compensation value, and does not need worry about filling errors, so that chip test software automatically processes data and automatically compensates.
Disclosure of Invention
The technical problem to be solved by the invention is to provide a method for realizing the prenatal automatic compensation of the chip test quantity aiming at the defects of the background technology, which removes the original complicated flow of data acquisition, analysis, calculation and processing, so that the original complicated work required to be done by an engineer can be simply and quickly finished by a production line operator, thereby saving a lot of time, improving the productivity of the production line and avoiding the risk of volume production misdetection caused by manually modifying a fixed compensation value.
The invention adopts the following technical scheme for solving the technical problems:
a method for realizing the prenatal automatic compensation of chip test quantity includes setting three data files and utilizing software
The part function compares, judges and processes the test data automatically, and generates a compensation value automatically, thereby achieving the effect of automatic compensation, and specifically comprises the following steps:
In the golden sample. ini file, simultaneously inputting the range of the automatic compensation value of the card control into the limit. ini file, and placing the two files under the specified road stress;
Golden sample data is subjected to automatic subtraction processing, whether the golden sample data is in a set Limit range or not is judged, the obtained effective data can be automatically averaged to generate an offset.
Calibration, and this number needs to be less than the number of samples in golden sample;
And (5) performing dynamic compensation calibration.
As a further preferred scheme of the method for realizing the prenatal automatic compensation of the chip test quantity, the invention
The three data files include a golden sample. ini file, a limit. ini file, and an offset. ini file.
As a further preferable scheme of the method for implementing the prenatal automatic compensation of the chip test quantity, the step 4 specifically comprises the following steps;
step 4.1, calling the program, clicking once, popping up, and recalibrating, if not, not executing the program
Performing line calibration; if yes, the program enters an automatic compensation process, and the program is automatically opened to ensure that all items are tested;
step 4.2, sequentially popping up SITE1 for automatic compensation and SITE2 for automatic compensation; if yes, performing automatic compensation of the current SITE, otherwise, not performing;
step 4.3, if SITE1 and SITE2 both select to perform automatic compensation, selecting the number of the sample placed on the SITE1 clamp for testing at the moment, clicking OK, and if no error is reported, successfully compensating the sample, wherein the sample number disappears from a drop-down box;
step 4.4, then popping up a pop-up frame of SITE2, similarly, selecting the number of the sample tested on the SITE2 clamp, clicking OK, if no error report exists, the sample is successfully compensated, and the sample number disappears from the drop-down frame;
step 4.5, if the SITE is successfully calibrated for 6 times, a prompt that the SITE elastic frame automatic compensation is successful appears;
step 4.6, after the automatic compensation is completed, the automatic closing is stopped after the failure, and the normal mass production can be carried out
Compared with the prior art, the invention adopting the technical scheme has the following technical effects:
1. the invention removes the original complicated flow of data acquisition, analysis, calculation and processing, so that the original complicated work which needs an engineer to do can be simply and quickly completed by a production line operator, thereby saving much time, improving the productivity of the production line and avoiding the risk of volume production misdetection caused by manually modifying a fixed compensation value;
2. according to the invention, an engineer is not required to analyze and process data, so that the workload is reduced;
3. the invention can directly test the tested operator without waiting for the data of an engineer, thereby improving the efficiency and the productivity;
4. the interface of the invention has failure prompt, which item has a problem can be observed directly, and compensation can not be carried out;
5. the invention has simple operation, and an operator can operate according to the prompt, thereby removing the link of engineer operation.
Drawings
FIG. 1 is a flow chart of the present invention as an operation of the present invention for automatic compensation of SITE 2;
FIG. 2 is a diagram of a prompt for automatic compensation calibration;
FIG. 3 is a data display diagram of a test piece;
FIG. 4 is a diagram of selecting whether to calibrate one of multiple SITEs;
FIG. 5 is a numbered graph corresponding to the sample selection for calibration of SITE 1;
FIG. 6 is a numbered graph corresponding to the sample selection for calibration of SITE 2;
FIG. 7 is a diagram of an automatic compensation calibration success prompt;
fig. 8 is a diagram showing successful calibration followed by mass production.
Detailed Description
The technical scheme of the invention is further explained in detail by combining the attached drawings:
the scheme sets three data files, automatically compares and judges test data by using software functions
And (5) cutting off, processing and automatically generating a compensation value so as to achieve the effect of automatic compensation.
The three data files include a golden sample. ini file, a limit. ini file, and
ini file.
As shown in fig. 1, the method mainly comprises the following steps:
1. inputting standard data of a standard sample needing an automatic compensation project into a golden sample. ini file, inputting a range of a card control automatic compensation value into a limit. ini file, and placing the two files under a specified road force.
2. Corresponding functions and instructions are set in a test program, automatic subtraction processing can be carried out on corresponding test data and golden sample data, whether the test data and the golden sample data are within the set Limit range is judged, the obtained effective data can be automatically averaged to generate an offset.
3. A calibrated total is set in the program, which number needs to be less than the number of samples in the golden sample. The three parts are set for the engineer at one time when writing programs.
4. And in the actual operation 1, an operator calls a test program, runs the test program, and performs automatic compensation calibration if the test program is provided with a bullet frame prompt.
5. In practical operation 2, an operator only needs to sequentially test 10 numbered (taking 10 as an example) standard samples and select the current number during each test, if a certain item test value does not meet the requirement, a frame popping prompt is given, the next data is not calculated, the standard chip can be adjusted or replaced to continue automatic calibration, and after 10 calibration succeeds, automatic compensation is given.
In operation 3, when the completion of the automatic compensation is prompted, which means that the compensation value has been generated, the program can automatically read. The operator only needs to continue to test the mass production
The specific implementation mode is as follows:
step one, a program is called, clicking once, popping up (needing recalibration), and clicking no program to calibrate. And clicking (yes), and entering an automatic compensation process by the program. As shown in fig. 2. The program automatically opens to ensure that all items are tested. As shown in fig. 3. Fig. 3 is a data display diagram of one of the tests.
Step two, popping up [ SITE1 ] for automatic compensation in sequence [ SITE2 ] for automatic compensation
And if so, automatically compensating the current SITE, and otherwise, not performing. FIG. 4 is a diagram illustrating the selection of whether to calibrate one of multiple SITEs, as shown in FIG. 4.
And step three, taking the case that two SITEs are selected to perform automatic compensation, firstly, selecting the number of the sample placed on the SITE1 clamp for testing, clicking [ OK ], if no error is reported, successfully compensating the sample, and enabling the sample number to disappear from the drop-down frame. As shown in FIG. 5, FIG. 5 is a numbered graph corresponding to the selection of samples for calibration of SITE 1.
The frame of SITE2 was then popped, and likewise, the number of the sample tested on the SITE2 fixture was selected,
click [ OK ], if there is no error, the sample is compensated successfully, and the sample number disappears from the drop-down box. As shown in FIG. 6, FIG. 6 is a numbered graph corresponding to the selection of samples for calibration of SITE 2.
After 6 successful calibrations of the SITE (6 for example),
this sit bullet box auto-compensation success prompt will appear. As shown in fig. 7, fig. 7 is a diagram of automatic compensation calibration success.
And step four, after the automatic compensation is completed, the automatic closing is stopped after the failure, and normal mass production can be carried out. Fig. 8 is a diagram showing effects during and after the automatic compensation, and fig. 8 is a diagram showing successful calibration and subsequent mass production.
After 6 automatic compensations are successfully carried out, the numerical value in the program is changed, and the mass production work of chip testing can be directly carried out without any operation after the automatic compensation.
Wherein, the error-reporting prompt information of the pop-up frame, [ signal of the station ] [ test item ] [ value ] [ upper and lower limits ] is provided with a prompt if a certain calibration of the station fails in the calibration process, at this time, the error-reporting prompt information of the pop-up frame needs to be analyzed and adjusted or the chip needs to be replaced according to the prompt, and the error-reporting prompt information of the pop-up frame needs to be analyzed and adjusted or the chip needs to be replaced if a certain calibration of the station fails in the calibration process [ signal of the station ] [ test item ] value [ upper and lower limits ], the following prompt needs to be provided, at this time, the analysis, adjustment or the chip replacement needs to be performed according to the prompt.
The invention removes the original complicated flow of data acquisition, analysis, calculation and processing, so that the original complicated work which needs an engineer to do can be simply and quickly completed by a production line operator, thereby saving a lot of time, improving the productivity of the production line and avoiding the risk of volume production misdetection caused by manually modifying a fixed compensation value.
It will be understood by those skilled in the art that, unless otherwise defined, all terms (including technical and scientific terms) used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this invention belongs. It will be further understood that terms, such as those defined in commonly used dictionaries, should be interpreted as having a meaning that is consistent with their meaning in the context of the prior art and will not be interpreted in an idealized or overly formal sense unless expressly so defined herein.
The above embodiments are only for illustrating the technical idea of the present invention, and the protection scope of the present invention is not limited thereby, and any modifications made on the basis of the technical scheme according to the technical idea of the present invention fall within the protection scope of the present invention. While the embodiments of the present invention have been described in detail, the present invention is not limited to the above embodiments, and various changes can be made without departing from the spirit of the present invention within the knowledge of those skilled in the art.
Claims (3)
1. A method for realizing prenatal automatic compensation of chip test quantity is characterized by comprising the following steps: by arranging three
The data file utilizes a software function to automatically compare, judge and process the test data and automatically generate a compensation value, thereby achieving the effect of automatic compensation, and specifically comprises the following steps:
step 1, inputting standard data of standard sample needing automatic compensation project
In the golden sample. ini file, simultaneously inputting the range of the automatic compensation value of the card control into the limit. ini file, and placing the two files under the specified road stress;
step 2, corresponding functions and instructions are set in the test program, and corresponding test data and instructions can be processed
Golden sample data is subjected to automatic subtraction processing, whether the golden sample data is in a set Limit range or not is judged, the obtained effective data can be automatically averaged to generate an offset.
Step 3, setting a total number of calibration in the test program, and selecting whether to carry out automatic compensation or not according to the prompt
Calibration, and this number needs to be less than the number of samples in golden sample;
step 4, calling the test program, running the test program, and if the test program has a pop-up frame prompt, performing self-test
And (5) performing dynamic compensation calibration.
2. The method as claimed in claim 1, wherein the method comprises the step of performing prenatal automatic compensation
The method comprises the following steps: the three data files include a golden sample. ini file, a limit. ini file, and an offset. ini file.
3. The method as claimed in claim 1, wherein the method comprises the step of performing prenatal automatic compensation
The method comprises the following steps: the step 4 specifically comprises the following steps;
step 4.1, calling the program, clicking once, popping up, and recalibrating, if not, not executing the program
Performing line calibration; if yes, the program enters an automatic compensation process, and the program is automatically opened to ensure that all items are tested;
step 4.2, sequentially popping up SITE1 for automatic compensation and SITE2 for automatic compensation; if yes, performing automatic compensation of the current SITE, otherwise, not performing;
step 4.3, if SITE1 and SITE2 both select to perform automatic compensation, selecting the number of the sample placed on the SITE1 clamp for testing at the moment, clicking OK, and if no error is reported, successfully compensating the sample, wherein the sample number disappears from a drop-down box;
step 4.4, then popping up a pop-up frame of SITE2, similarly, selecting the number of the sample tested on the SITE2 clamp, clicking OK, if no error report exists, the sample is successfully compensated, and the sample number disappears from the drop-down frame;
step 4.5, if the SITE is successfully calibrated for 6 times, a prompt that the SITE elastic frame automatic compensation is successful appears;
and 4.6, after the automatic compensation is completed, the automatic closing is stopped after the failure, and normal mass production can be carried out.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010806653.4A CN111966593B (en) | 2020-08-12 | 2020-08-12 | Method for realizing prenatal automatic compensation of chip test quantity |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010806653.4A CN111966593B (en) | 2020-08-12 | 2020-08-12 | Method for realizing prenatal automatic compensation of chip test quantity |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111966593A true CN111966593A (en) | 2020-11-20 |
| CN111966593B CN111966593B (en) | 2021-12-17 |
Family
ID=73364836
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010806653.4A Active CN111966593B (en) | 2020-08-12 | 2020-08-12 | Method for realizing prenatal automatic compensation of chip test quantity |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111966593B (en) |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112858878A (en) * | 2021-01-08 | 2021-05-28 | 胜达克半导体科技(上海)有限公司 | Grain weighting compensation calculation method for wafer test |
| CN113723057A (en) * | 2021-08-30 | 2021-11-30 | 上汽通用五菱汽车股份有限公司 | Roundness compensation file generation method and system for CNC |
| CN114780433A (en) * | 2022-05-12 | 2022-07-22 | 江山季丰电子科技有限公司 | Wiring detection method and device based on ATE project multi-site |
| CN115358648A (en) * | 2022-10-24 | 2022-11-18 | 成都嘉纳海威科技有限责任公司 | Management system and method for standard sample in chip test |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104297665A (en) * | 2014-04-15 | 2015-01-21 | 苏佳宁 | ATE load board management assembly for chip quantity production test |
| CN107247696A (en) * | 2017-06-07 | 2017-10-13 | 中国电子科技集团公司第四十研究所 | A kind of method that S2P file acquisition loss balancing data are called in Noise Factor Analyzer |
| CN107515368A (en) * | 2017-08-17 | 2017-12-26 | 上海华岭集成电路技术股份有限公司 | A kind of method that test program limiting value is dynamically changed in microcircuit test |
| CN107831428A (en) * | 2017-12-06 | 2018-03-23 | 西安智多晶微电子有限公司 | Chip volume production test system |
| CN111258631A (en) * | 2020-01-13 | 2020-06-09 | 广芯微电子（广州）股份有限公司 | Automatic mass production system and method for terminal equipment parameters |
-
2020
- 2020-08-12 CN CN202010806653.4A patent/CN111966593B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104297665A (en) * | 2014-04-15 | 2015-01-21 | 苏佳宁 | ATE load board management assembly for chip quantity production test |
| CN107247696A (en) * | 2017-06-07 | 2017-10-13 | 中国电子科技集团公司第四十研究所 | A kind of method that S2P file acquisition loss balancing data are called in Noise Factor Analyzer |
| CN107515368A (en) * | 2017-08-17 | 2017-12-26 | 上海华岭集成电路技术股份有限公司 | A kind of method that test program limiting value is dynamically changed in microcircuit test |
| CN107831428A (en) * | 2017-12-06 | 2018-03-23 | 西安智多晶微电子有限公司 | Chip volume production test system |
| CN111258631A (en) * | 2020-01-13 | 2020-06-09 | 广芯微电子（广州）股份有限公司 | Automatic mass production system and method for terminal equipment parameters |
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN112858878A (en) * | 2021-01-08 | 2021-05-28 | 胜达克半导体科技(上海)有限公司 | Grain weighting compensation calculation method for wafer test |
| CN112858878B (en) * | 2021-01-08 | 2021-12-21 | 胜达克半导体科技(上海)有限公司 | Grain weighting compensation calculation method for wafer test |
| TWI797688B (en) * | 2021-01-08 | 2023-04-01 | 大陸商勝達克半導體科技（上海）有限公司 | Method for calculating die weighted compensation for wafer testing |
| CN113723057A (en) * | 2021-08-30 | 2021-11-30 | 上汽通用五菱汽车股份有限公司 | Roundness compensation file generation method and system for CNC |
| CN114780433A (en) * | 2022-05-12 | 2022-07-22 | 江山季丰电子科技有限公司 | Wiring detection method and device based on ATE project multi-site |
| CN115358648A (en) * | 2022-10-24 | 2022-11-18 | 成都嘉纳海威科技有限责任公司 | Management system and method for standard sample in chip test |
| CN115358648B (en) * | 2022-10-24 | 2023-04-18 | 成都嘉纳海威科技有限责任公司 | Management system and method for standard sample in chip test |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111966593B (en) | 2021-12-17 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN111966593B (en) | Method for realizing prenatal automatic compensation of chip test quantity | |
| EP1085335A1 (en) | Method and apparatus for testing integrated circuits with automatic test equipment | |
| US20090254788A1 (en) | Techniques for Logic Built-In Self-Test Diagnostics of Integrated Circuit Devices | |
| TWI591362B (en) | A method for automatically configuring a semiconductor component tester | |
| US7873890B2 (en) | Techniques for performing a Logic Built-In Self-Test in an integrated circuit device | |
| US20030005376A1 (en) | System and method for automatically analyzing and managing loss factors in test process of semiconductor integrated circuit devices | |
| CN110596566A (en) | DPAT (dual port automatic test) method for ATE (automatic test equipment) system | |
| JP2002350515A (en) | Bit error rate measurement | |
| US6872582B2 (en) | Selective trim and wafer testing of integrated circuits | |
| CN113095192B (en) | Dynamic load spectrum compiling method based on time domain extrapolation technology | |
| CN110264928B (en) | Backlight chip detection method and device and storage medium | |
| JP2011248597A (en) | Tester simulation apparatus, tester simulation program, and tester simulation method | |
| US7027946B2 (en) | Broadside compare with retest on fail | |
| CN114661615B (en) | FPGA software testing method and device | |
| CN109189623B (en) | CPU testing method and device and electronic equipment | |
| US7230442B2 (en) | Semi-conductor component testing process and system for testing semi-conductor components | |
| CN107515368A (en) | A kind of method that test program limiting value is dynamically changed in microcircuit test | |
| CN115599576A (en) | Method for verifying patching algorithm, electronic equipment and storage medium | |
| US6789239B2 (en) | Program conversion system | |
| TWI220934B (en) | Ate calibration method | |
| Streitwieser | Real-time test data acquisition and data processing enabling closed loop control systems for adaptive test | |
| CN111813665A (en) | Big data platform interface data testing method and system based on python | |
| CN114839514B (en) | Dynamic optimization method and system for chip test engineering | |
| US9772378B2 (en) | Multi-stage equalization | |
| CN114527366A (en) | WAT automatic retest method |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 210000 floor 2, building 26, South Park, Jiangsu Kecheng science and Technology Industrial Park, No. 19, Lanhua Road, Pukou District, Nanjing, Jiangsu Province Patentee after: Nanjing Hongtai Semiconductor Technology Co.,Ltd. Address before: 210000 24th floor, block B, Kechuang headquarters building, Kechuang Plaza, 320 pubin Avenue, Pukou District, Nanjing City, Jiangsu Province Patentee before: Nanjing Hongtai Semiconductor Technology Co.,Ltd. |
|
| CP03 | Change of name, title or address |