CN111913666A - Method and device compatible with Nand particles with different protocols, computer equipment and storage medium - Google Patents

Method and device compatible with Nand particles with different protocols, computer equipment and storage medium Download PDF

Info

Publication number
CN111913666A
CN111913666A CN202010762064.0A CN202010762064A CN111913666A CN 111913666 A CN111913666 A CN 111913666A CN 202010762064 A CN202010762064 A CN 202010762064A CN 111913666 A CN111913666 A CN 111913666A
Authority
CN
China
Prior art keywords
mode
particles
unit
particle
sending
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010762064.0A
Other languages
Chinese (zh)
Other versions
CN111913666B (en
Inventor
徐攀
彭杨群
冯元元
冷志源
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Union Memory Information System Co Ltd
Original Assignee
Shenzhen Union Memory Information System Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Union Memory Information System Co Ltd filed Critical Shenzhen Union Memory Information System Co Ltd
Priority to CN202010762064.0A priority Critical patent/CN111913666B/en
Publication of CN111913666A publication Critical patent/CN111913666A/en
Application granted granted Critical
Publication of CN111913666B publication Critical patent/CN111913666B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/0614—Improving the reliability of storage systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655—Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659—Command handling arrangements, e.g. command buffers, queues, command scheduling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601—Interfaces specially adapted for storage systems
    • G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671—In-line storage system
    • G06F3/0683—Plurality of storage devices
    • G06F3/0688—Non-volatile semiconductor memory arrays
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The invention relates to a method, a device, computer equipment and a storage medium compatible with Nand particles with different protocols; the method comprises the following steps: initializing a Nand controller and sending a reset command to the particles; the Nand controller circularly sends a command for inquiring the state of the particles until the particles are in an idle state; the Nand controller sends an ONFI protocol to read the ID command of the particles and receives ID information 1 fed back by the particles; judging whether the ID item of a particle information table which is stored in the SSD and supports the ONFI protocol contains the fed-back ID information 1; if the ID information 1 fed back is not contained, the Nand controller sends a command of reading the ID of the particles by using a Toggle protocol, and receives ID information 2 fed back by the particles. The invention can be compatible with Nand particles with different interface protocols and different default working modes to complete the initialization process, thereby simplifying the firmware release process and improving the efficiency.

Description

Method and device compatible with Nand particles with different protocols, computer equipment and storage medium
Technical Field
The invention relates to the technical field of solid state disks, in particular to a method and a device for being compatible with Nand particles with different protocols, computer equipment and a storage medium.
Background
At present, a Nand particle interface mainly follows two interface protocols of ONFI and Toggle, for a Nand particle of the ONFI interface, an asynchronous mode is generally adopted when the Nand particle is started, a Nand particle of the Toggle interface is generally adopted when the Nand particle is started, a default mode is an asynchronous mode, but a particle default working mode of the Toggle interface is also adopted as the Toggle mode.
The current initialization method of the Nand particles by the SSD system is that before code compilation of the SSD system, according to a protocol followed by the particles and a default working mode, corresponding setting is made to the particles in an initialization process and adaptation of parameters of a Nand controller and an interface physical layer is completed, and for Nand particles of different protocols and different default working modes, corresponding adaptation is made to an initialization flow before code compilation, which is inefficient.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provide a method, a device, computer equipment and a storage medium for compatibility of Nand particles with different protocols.
In order to achieve the purpose, the invention adopts the following technical scheme:
a method of compatible with Nand particles of different protocols, comprising the steps of:
initializing a Nand controller and sending a reset command to the particles;
the Nand controller circularly sends a command for inquiring the state of the particles until the particles are in an idle state;
the Nand controller sends an ONFI protocol to read the ID command of the particles and receives ID information 1 fed back by the particles;
judging whether the ID item of a particle information table which is stored in the SSD and supports the ONFI protocol contains the fed-back ID information 1;
if the ID information 1 fed back is not contained, the Nand controller sends a Toggle protocol to read a particle ID command and receives ID information 2 fed back by the particle;
judging whether an ID item of a particle information table which is stored in the SSD and supports the Toggle protocol contains fed back ID information 2;
if the ID information 2 contains the feedback, reading a default working mode of corresponding ID particles in a particle information table stored in the SSD;
if the ID information 2 does not contain the feedback, sending error information to the inside of the SSD;
the particle initialization is completed;
if the ID information 1 includes feedback, the step "read the default operating mode of the corresponding ID particle in the particle information table stored inside the SSD";
judging whether the default working mode is a Toggle mode or an NV-DDR3 mode;
if the mode is the Toggle mode or the NV-DDR3 mode, the Nand controller sends a characteristic setting command to switch the particles into the Toggle mode or the NV-DDR3 mode;
adapting the parameters of a Nand controller and an interface physical layer according to a Toggle mode or an NV-DDR3 mode;
reading a time sequence mode of a corresponding ID particle in a particle information table stored in the SSD;
judging whether the time sequence mode is effective or not;
if the current time sequence is valid, the Nand controller sends a characteristic setting command to switch the particles into a time sequence mode;
according to the time sequence mode, the Nand controller and the interface physical layer parameters are adapted, and the step of 'particle initialization is completed' is executed.
The further technical scheme is as follows: in the step that the Nand controller sends an ONFI protocol to read the ID command of the particle and receives ID information 1 fed back by the particle, the address of the ONFI protocol is 20 h.
The further technical scheme is as follows: the step "judging whether the default working mode is in a Toggle mode or an NV-DDR3 mode", and if not, executing a step "reading a time sequence mode of a corresponding ID particle in a particle information table stored in the SSD".
The further technical scheme is as follows: in the step of judging whether the time sequence mode is valid or not, if the time sequence mode is invalid, the step of finishing the particle initialization is executed.
An apparatus compatible with Nand particles of different protocols, comprising: the system comprises an initialization sending unit, a sending query unit, a first sending and receiving unit, a first judging unit, a second sending and receiving unit, a second judging unit, a first reading unit, a third judging unit, a first sending switching unit, a first adapting unit, a second reading unit, a fourth judging unit, a second sending switching unit, a second adapting unit, a sending unit and a finishing unit;
the initialization sending unit is used for initializing the Nand controller and sending a reset command to the particles;
the sending and inquiring unit is used for circularly sending a command for inquiring the state of the particles by the Nand controller until the particles are inquired to be in an idle state;
the first sending and receiving unit is used for the Nand controller to send an ONFI protocol to read a particle ID command and receive ID information 1 fed back by the particle;
the first judging unit is used for judging whether the ID item of the particle information table which supports the ONFI protocol and is stored in the SSD contains the fed-back ID information 1;
the second sending and receiving unit is used for the Nand controller to send a Toggle protocol to read a particle ID command and receive ID information 2 fed back by the particle;
the second judging unit is configured to judge whether an ID item of a particle information table supporting a Toggle protocol stored inside the SSD includes the fed-back ID information 2;
the first reading unit is used for reading the default working mode of the corresponding ID particles in the particle information table stored in the SSD;
the third judging unit is used for judging whether the default working mode is a Toggle mode or an NV-DDR3 mode;
the first sending and switching unit is used for the Nand controller to send a setting characteristic command to switch the grains into a Toggle mode or an NV-DDR3 mode;
the first adaptation unit is used for adapting the Nand controller and the interface physical layer parameters according to a Toggle mode or an NV-DDR3 mode;
the second reading unit is used for reading the time sequence mode of the corresponding ID particles in the particle information table stored in the SSD;
the fourth judging unit is used for judging whether the time sequence mode is effective or not;
the second sending and switching unit is used for the Nand controller to send a setting characteristic command to switch the particles into a time sequence mode;
the second adapting unit is used for adapting the Nand controller and the interface physical layer parameters according to the time sequence mode;
the sending unit is used for sending error information to the interior of the SSD;
and the completion unit is used for completing the initialization of the particles.
The further technical scheme is as follows: in the first sending and receiving unit, the address of the ONFI protocol is 20 h.
The further technical scheme is as follows: in the third determination unit, if the default operating mode is not the Toggle mode or the NV-DDR3 mode, the timing mode of the corresponding ID particle in the particle information table stored in the SSD is read.
The further technical scheme is as follows: in the fourth determination unit, if the timing mode is invalid, the initialization of the particles is completed.
A computer apparatus comprising a memory having stored thereon a computer program and a processor which when executed implements a method of compatibility with different protocol Nand particles as described above.
A storage medium storing a computer program comprising program instructions which, when executed by a processor, implement a method of compatible with different protocol Nand particles as described above.
Compared with the prior art, the invention has the beneficial effects that: the Nand particles which can be compatible with different interface protocols and different default working modes complete the initialization process, thereby simplifying the firmware release process, improving the efficiency and better meeting the requirements.
The invention is further described below with reference to the accompanying drawings and specific embodiments.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic flow chart of a method for compatible Nand particles with different protocols according to an embodiment of the present invention;
FIG. 2 is a schematic block diagram of an apparatus compatible with Nand particles of different protocols according to an embodiment of the present invention;
FIG. 3 is a schematic block diagram of a computer device provided by an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It will be understood that the terms "comprises" and/or "comprising," when used in this specification and the appended claims, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
It is also to be understood that the terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used in the specification of the present invention and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.
It should be further understood that the term "and/or" as used in this specification and the appended claims refers to and includes any and all possible combinations of one or more of the associated listed items.
Referring to the embodiment shown in fig. 1 to 3, referring to fig. 1, the present invention discloses a method for compatible with Nand particles of different protocols, comprising the following steps:
s1, initializing the Nand controller and sending a reset command to the particles;
s2, the Nand controller sends a command for inquiring the state of the particles in a circulating way until the particles are in an idle state;
s3, the Nand controller sends an ONFI (interface standard) protocol to read the particle ID command and receives ID information 1 fed back by the particle;
in the step "the Nand controller sends an ONFI protocol to read the particle ID command and receives ID information 1 fed back by the particle", the address of the ONFI protocol is 20 h.
S4, judging whether the ID item of the particle information table supporting the ONFI protocol stored in the SSD contains the fed-back ID information 1; if the ID information 1 includes the feedback, step S7 is executed to read the default operating mode of the corresponding ID particle in the particle information table stored in the SSD;
s5, if the ID information 1 fed back is not included, the Nand controller sends a Toggle (Flash interface standard established based on DDR) protocol to read the particle ID command, and receives the ID information 2 fed back by the particle;
in this embodiment, the address of the Toggle protocol is 00 h.
S6, judging whether the ID item of the particle information table supporting the Toggle protocol stored in the SSD contains the fed-back ID information 2; if the ID information 2 does not contain feedback, step S15 is executed to send an error message to the SSD;
s7, if the ID information contains the feedback ID information 2, reading the default working mode of the corresponding ID particles in the particle information table stored in the SSD;
s8, judging whether the default working mode is Toggle mode or NV-DDR3 (an interface) mode; if the mode is not the Toggle mode or the NV-DDR3 mode, step S11 "read the timing pattern of the corresponding ID particle in the particle information table stored inside the SSD" is executed.
S9, if the mode is a Toggle mode or an NV-DDR3 mode, the Nand controller sends a characteristic setting command to switch the particles into the Toggle mode or the NV-DDR3 mode;
s10, adapting the Nand controller and the interface physical layer parameters according to the Toggle mode or the NV-DDR3 mode;
s11, reading the time sequence mode of the corresponding ID particles in the particle information table stored in the SSD;
s12, judging whether the time sequence mode is effective; if not, the step S16 "particle initialization is complete" is executed.
S13, if it is effective, the Nand controller sends a setting characteristic command to switch the particles into a time sequence mode;
s14, according to the time sequence mode, adapting the Nand controller and the interface physical layer parameters, and executing the step S16;
s15, sending error information to the SSD;
s16, particle initialization is complete.
The invention can be compatible with Nand particles with different interface protocols and different default working modes to complete the initialization process, thereby simplifying the firmware release process, improving the efficiency and better meeting the requirements.
Referring to fig. 2, the present invention also discloses a device compatible with Nand particles of different protocols, comprising: an initialization transmitting unit 10, a transmission inquiring unit 20, a first transmitting and receiving unit 30, a first judging unit 40, a second transmitting and receiving unit 50, a second judging unit 60, a first reading unit 70, a third judging unit 80, a first transmission switching unit 90, a first adapting unit 100, a second reading unit 110, a fourth judging unit 120, a second transmission switching unit 130, a second adapting unit 140, a transmitting unit 150 and a completing unit 160;
the initialization sending unit 10 is used for initializing the Nand controller and sending a reset command to the particles;
the sending and inquiring unit 20 is used for the Nand controller to send the command for inquiring the state of the particles in a circulating manner until the particles are inquired to be in an idle state;
the first sending and receiving unit 30 is configured to send an ONFI protocol ID reading command to the Nand controller, and receive ID information 1 fed back by the particle;
the first judging unit 40 is configured to judge whether an ID entry of a particle information table supporting an ONFI protocol stored inside the SSD includes the fed-back ID information 1;
the second sending and receiving unit 50 is configured to send a command for reading a particle ID by using a Toggle protocol by the Nand controller, and receive ID information 2 fed back by the particle;
the second determining unit 60 is configured to determine whether an ID entry of a particle information table supporting a Toggle protocol stored inside the SSD includes the fed-back ID information 2;
the first reading unit 70 is configured to read a default operating mode of a corresponding ID particle in a particle information table stored inside the SSD;
the third determining unit 80 is configured to determine whether the default operating mode is a Toggle mode or an NV-DDR3 mode;
the first sending and switching unit 90 is used for the Nand controller to send a setting characteristic command to switch the grains into a Toggle mode or an NV-DDR3 mode;
the first adapting unit 100 is configured to adapt Nand controller and interface physical layer parameters according to a Toggle mode or NV-DDR3 mode;
the second reading unit 110 is configured to read a timing pattern of a corresponding ID particle in a particle information table stored inside the SSD;
the fourth judging unit 120 is configured to judge whether the timing mode is valid;
the second sending and switching unit 130 is used for the Nand controller to send a setting characteristic command to switch the particles into a time sequence mode;
the second adapting unit 140 is configured to adapt Nand controller and interface physical layer parameters according to the timing mode;
the sending unit 150 is configured to send error information to the inside of the SSD;
the completion unit 160 is configured to complete initialization of the particles.
In the first transceiver unit 30, the address of the ONFI protocol is 20 h.
In the third determining unit 80, if the default operating mode is not the Toggle mode or the NV-DDR3 mode, the timing mode of the corresponding ID particle in the particle information table stored in the SSD is read.
In the fourth determining unit 120, if the timing mode is invalid, the initialization of the particles is completed.
It should be noted that, as can be clearly understood by those skilled in the art, the above-mentioned apparatus compatible with Nand particles of different protocols and the specific implementation process of each unit may refer to the corresponding description in the foregoing method embodiment, and for convenience and brevity of description, no further description is provided herein.
The apparatus compatible with Nand particles of different protocols can be implemented in the form of a computer program that can be run on a computer device as shown in fig. 3.
Referring to fig. 3, fig. 3 is a schematic block diagram of a computer device according to an embodiment of the present application; the computer device 500 may be a terminal or a server, where the terminal may be an electronic device with a communication function, such as a smart phone, a tablet computer, a notebook computer, a desktop computer, a personal digital assistant, and a wearable device. The server may be an independent server or a server cluster composed of a plurality of servers.
Referring to fig. 3, the computer device 500 includes a processor 502, memory, and a network interface 505 connected by a system bus 501, where the memory may include a non-volatile storage medium 503 and an internal memory 504.
The non-volatile storage medium 503 may store an operating system 5031 and a computer program 5032. The computer programs 5032 include program instructions that, when executed, cause the processor 502 to perform a method for compatibility with Nand particles of different protocols.
The processor 502 is used to provide computing and control capabilities to support the operation of the overall computer device 500.
The internal memory 504 provides an environment for the execution of the computer program 5032 in the non-volatile storage medium 503, and when executed by the processor 502, the computer program 5032 causes the processor 502 to perform a method compatible with Nand particles of different protocols.
The network interface 505 is used for network communication with other devices. Those skilled in the art will appreciate that the configuration shown in fig. 3 is a block diagram of only a portion of the configuration associated with the present application and does not constitute a limitation of the computer device 500 to which the present application may be applied, and that a particular computer device 500 may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
It should be understood that in the embodiment of the present Application, the Processor 502 may be a Central Processing Unit (CPU), and the Processor 502 may also be other general-purpose processors, Digital Signal Processors (DSPs), Application Specific Integrated Circuits (ASICs), Field Programmable Gate Arrays (FPGAs) or other Programmable logic devices, discrete Gate or transistor logic devices, discrete hardware components, and the like. Wherein a general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
It will be understood by those skilled in the art that all or part of the flow of the method implementing the above embodiments may be implemented by a computer program instructing associated hardware. The computer program includes program instructions, and the computer program may be stored in a storage medium, which is a computer-readable storage medium. The program instructions are executed by at least one processor in the computer system to implement the flow steps of the embodiments of the method described above.
Accordingly, the present invention also provides a storage medium. The storage medium may be a computer-readable storage medium. The storage medium stores a computer program, wherein the computer program comprises program instructions that, when executed by a processor, implement the method for compatibility with different protocol Nand particles described above.
The storage medium may be a usb disk, a removable hard disk, a Read-Only Memory (ROM), a magnetic disk, or an optical disk, which can store various computer readable storage media.
Those of ordinary skill in the art will appreciate that the elements and algorithm steps of the examples described in connection with the embodiments disclosed herein may be embodied in electronic hardware, computer software, or combinations of both, and that the components and steps of the examples have been described in a functional general in the foregoing description for the purpose of illustrating clearly the interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative. For example, the division of each unit is only one logic function division, and there may be another division manner in actual implementation. For example, various elements or components may be combined or may be integrated into another system, or some features may be omitted, or not implemented.
The steps in the method of the embodiment of the invention can be sequentially adjusted, combined and deleted according to actual needs. The units in the device of the embodiment of the invention can be merged, divided and deleted according to actual needs. In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a storage medium. Based on such understanding, the technical solution of the present invention essentially or partially contributes to the prior art, or all or part of the technical solution can be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a terminal, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention.
The technical contents of the present invention are further illustrated by the examples only for the convenience of the reader, but the embodiments of the present invention are not limited thereto, and any technical extension or re-creation based on the present invention is protected by the present invention. The protection scope of the invention is subject to the claims.

Claims (10)

1. The method for compatible different protocol Nand particles is characterized by comprising the following steps:
initializing a Nand controller and sending a reset command to the particles;
the Nand controller circularly sends a command for inquiring the state of the particles until the particles are in an idle state;
the Nand controller sends an ONFI protocol to read the ID command of the particles and receives ID information 1 fed back by the particles;
judging whether the ID item of a particle information table which is stored in the SSD and supports the ONFI protocol contains the fed-back ID information 1;
if the ID information 1 fed back is not contained, the Nand controller sends a Toggle protocol to read a particle ID command and receives ID information 2 fed back by the particle;
judging whether an ID item of a particle information table which is stored in the SSD and supports the Toggle protocol contains fed back ID information 2;
if the ID information 2 contains the feedback, reading a default working mode of corresponding ID particles in a particle information table stored in the SSD;
if the ID information 2 does not contain the feedback, sending error information to the inside of the SSD;
the particle initialization is completed;
if the ID information 1 includes feedback, the step "read the default operating mode of the corresponding ID particle in the particle information table stored inside the SSD";
judging whether the default working mode is a Toggle mode or an NV-DDR3 mode;
if the mode is the Toggle mode or the NV-DDR3 mode, the Nand controller sends a characteristic setting command to switch the particles into the Toggle mode or the NV-DDR3 mode;
adapting the parameters of a Nand controller and an interface physical layer according to a Toggle mode or an NV-DDR3 mode;
reading a time sequence mode of a corresponding ID particle in a particle information table stored in the SSD;
judging whether the time sequence mode is effective or not;
if the current time sequence is valid, the Nand controller sends a characteristic setting command to switch the particles into a time sequence mode;
according to the time sequence mode, the Nand controller and the interface physical layer parameters are adapted, and the step of 'particle initialization is completed' is executed.
2. The method of claim 1, wherein the step of the Nand controller sending ONFI protocol read granule ID command and receiving ID information 1 of granule feedback is that the address of ONFI protocol is 20 h.
3. The method according to claim 1, wherein the step "determining whether the default operating mode is in a Toggle mode or NV-DDR3 mode", and if not in the Toggle mode or NV-DDR3 mode ", performing the step" reading a timing mode of a corresponding ID particle in a particle information table stored in the SSD ".
4. The method as claimed in claim 1, wherein the step "determining whether the timing mode is valid" is executed, and if not, the step "particle initialization is completed".
5. An apparatus compatible with Nand particles of different protocols, comprising: the system comprises an initialization sending unit, a sending query unit, a first sending and receiving unit, a first judging unit, a second sending and receiving unit, a second judging unit, a first reading unit, a third judging unit, a first sending switching unit, a first adapting unit, a second reading unit, a fourth judging unit, a second sending switching unit, a second adapting unit, a sending unit and a finishing unit;
the initialization sending unit is used for initializing the Nand controller and sending a reset command to the particles;
the sending and inquiring unit is used for circularly sending a command for inquiring the state of the particles by the Nand controller until the particles are inquired to be in an idle state;
the first sending and receiving unit is used for the Nand controller to send an ONFI protocol to read a particle ID command and receive ID information 1 fed back by the particle;
the first judging unit is used for judging whether the ID item of the particle information table which supports the ONFI protocol and is stored in the SSD contains the fed-back ID information 1;
the second sending and receiving unit is used for the Nand controller to send a Toggle protocol to read a particle ID command and receive ID information 2 fed back by the particle;
the second judging unit is configured to judge whether an ID item of a particle information table supporting a Toggle protocol stored inside the SSD includes the fed-back ID information 2;
the first reading unit is used for reading the default working mode of the corresponding ID particles in the particle information table stored in the SSD;
the third judging unit is used for judging whether the default working mode is a Toggle mode or an NV-DDR3 mode;
the first sending and switching unit is used for the Nand controller to send a setting characteristic command to switch the grains into a Toggle mode or an NV-DDR3 mode;
the first adaptation unit is used for adapting the Nand controller and the interface physical layer parameters according to a Toggle mode or an NV-DDR3 mode;
the second reading unit is used for reading the time sequence mode of the corresponding ID particles in the particle information table stored in the SSD;
the fourth judging unit is used for judging whether the time sequence mode is effective or not;
the second sending and switching unit is used for the Nand controller to send a setting characteristic command to switch the particles into a time sequence mode;
the second adapting unit is used for adapting the Nand controller and the interface physical layer parameters according to the time sequence mode;
the sending unit is used for sending error information to the interior of the SSD;
and the completion unit is used for completing the initialization of the particles.
6. The apparatus of claim 5, wherein the ONFI protocol address in the first transceiver unit is 20 h.
7. The apparatus according to claim 5, wherein in the third determining unit, if the default operating mode is not Toggle mode or NV-DDR3 mode, the timing pattern of the corresponding ID particle in the particle information table stored in the SSD is read.
8. The apparatus according to claim 5, wherein in the fourth determining unit, if the timing mode is invalid, the initialization of the particle is completed.
9. A computer device, characterized in that the computer device comprises a memory and a processor, the memory having stored thereon a computer program which, when executed by the processor, implements the method of any one of claims 1-4 for compatibility with Nand particles of different protocols.
10. A storage medium storing a computer program comprising program instructions which, when executed by a processor, implement the method of any one of claims 1 to 4 for compatibility with Nand particles.
CN202010762064.0A 2020-07-31 2020-07-31 Method and device compatible with Nand particles with different protocols, computer equipment and storage medium Active CN111913666B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010762064.0A CN111913666B (en) 2020-07-31 2020-07-31 Method and device compatible with Nand particles with different protocols, computer equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010762064.0A CN111913666B (en) 2020-07-31 2020-07-31 Method and device compatible with Nand particles with different protocols, computer equipment and storage medium

Publications (2)

Publication Number Publication Date
CN111913666A true CN111913666A (en) 2020-11-10
CN111913666B CN111913666B (en) 2022-06-07

Family

ID=73288226

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010762064.0A Active CN111913666B (en) 2020-07-31 2020-07-31 Method and device compatible with Nand particles with different protocols, computer equipment and storage medium

Country Status (1)

Country Link
CN (1) CN111913666B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116679887A (en) * 2023-07-24 2023-09-01 合肥奎芯集成电路设计有限公司 Universal control module and method for NAND Flash

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130054871A1 (en) * 2011-08-26 2013-02-28 Paul A. Lassa Controller with extended status register and method of use therewith
US8700834B2 (en) * 2011-09-06 2014-04-15 Western Digital Technologies, Inc. Systems and methods for an enhanced controller architecture in data storage systems
CN106776391A (en) * 2016-12-13 2017-05-31 成都信息工程大学 The control method and device of a kind of NAND Flash controllers
CN107479938A (en) * 2017-09-27 2017-12-15 北京忆芯科技有限公司 Electronic equipment and its startup method
CN206863732U (en) * 2016-12-13 2018-01-09 成都信息工程大学 A kind of control device of NAND Flash controllers
CN108920964A (en) * 2018-06-21 2018-11-30 深圳忆联信息系统有限公司 Reconfigurable hardware encipher-decipher method, system, computer equipment and storage medium
CN109144420A (en) * 2018-08-22 2019-01-04 深圳忆联信息系统有限公司 More particle self-adaptive initial method, apparatus, computer equipment and storage medium
CN109634676A (en) * 2018-12-12 2019-04-16 深圳忆联信息系统有限公司 NAND BOOT based on main control chip starts method and apparatus
CN111221476A (en) * 2020-01-08 2020-06-02 深圳忆联信息系统有限公司 Front-end command processing method and device for improving SSD performance, computer equipment and storage medium

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130054871A1 (en) * 2011-08-26 2013-02-28 Paul A. Lassa Controller with extended status register and method of use therewith
US8700834B2 (en) * 2011-09-06 2014-04-15 Western Digital Technologies, Inc. Systems and methods for an enhanced controller architecture in data storage systems
CN106776391A (en) * 2016-12-13 2017-05-31 成都信息工程大学 The control method and device of a kind of NAND Flash controllers
CN206863732U (en) * 2016-12-13 2018-01-09 成都信息工程大学 A kind of control device of NAND Flash controllers
CN107479938A (en) * 2017-09-27 2017-12-15 北京忆芯科技有限公司 Electronic equipment and its startup method
CN108920964A (en) * 2018-06-21 2018-11-30 深圳忆联信息系统有限公司 Reconfigurable hardware encipher-decipher method, system, computer equipment and storage medium
CN109144420A (en) * 2018-08-22 2019-01-04 深圳忆联信息系统有限公司 More particle self-adaptive initial method, apparatus, computer equipment and storage medium
CN109634676A (en) * 2018-12-12 2019-04-16 深圳忆联信息系统有限公司 NAND BOOT based on main control chip starts method and apparatus
CN111221476A (en) * 2020-01-08 2020-06-02 深圳忆联信息系统有限公司 Front-end command processing method and device for improving SSD performance, computer equipment and storage medium

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
QIN HUANG: "A Design of Four Dies Parallel NAND Flash Memory Controller Supporting Toggle and ONFI mode", 《IEEE》 *
吴利舟: "闪存控制器的性能优化和可靠性研究", 《中国优秀硕士学位论文全文数据库（信息科技辑）》 *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN116679887A (en) * 2023-07-24 2023-09-01 合肥奎芯集成电路设计有限公司 Universal control module and method for NAND Flash
CN116679887B (en) * 2023-07-24 2023-10-24 合肥奎芯集成电路设计有限公司 Universal control module and method for NAND Flash

Also Published As

Publication number Publication date
CN111913666B (en) 2022-06-07

Similar Documents

Publication Publication Date Title
CN111221476B (en) Front-end command processing method and device for improving SSD performance, computer equipment and storage medium
EP1723532B1 (en) Multiple burst protocol device controller
CN111831309A (en) Upgrading method, device, equipment and medium for multiple MCUs (micro control units) in Wifi (wireless fidelity) of Internet of things
US20100064036A1 (en) Peripheral device operation method, peripheral device and host
US10866736B2 (en) Memory controller and data processing circuit with improved system efficiency
US20100169546A1 (en) Flash memory access circuit
CN110704084A (en) Method and device for dynamically allocating memory in firmware upgrade, computer equipment and storage medium
CN111506452A (en) Data storage protection method and device, computer equipment and storage medium
CN111913666B (en) Method and device compatible with Nand particles with different protocols, computer equipment and storage medium
CN111124314A (en) SSD performance improving method and device for mapping table dynamic loading, computer equipment and storage medium
CN110990116B (en) Method, device and system for transmitting data between intelligent network card and virtual machine
CN112328325A (en) Execution method and device of model file, terminal equipment and storage medium
CN110825326A (en) Method and device for improving SSD random reading performance, computer equipment and storage medium
WO2020113421A1 (en) Method for mounting file system, terminal device, and storage medium
CN112035071B (en) Disk data reading method, device, computer equipment and storage medium
CN109947463B (en) Particle configuration method and device for solid state disk, computer equipment and storage medium
CN112506574A (en) Method for modifying BIOS configuration options in ARM server based on CentOS in-band
CN109982136B (en) Volume adjusting method and device
CN113204521B (en) Data migration method, device, computer equipment and storage medium
CN111124445A (en) Home gateway upgrading method and home gateway
CN110267260B (en) Flashing method, device, terminal and computer readable storage medium
US20220382563A1 (en) Program startup method, electronic system, and non-transitory storage medium
CN117742805A (en) Chip initialization method and device
CN109522262B (en) Receiving method, system, electronic terminal and storage medium suitable for indefinite length data frame
CN107066277B (en) Method for updating universal unique identification code based on serial port

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant