CN110825326A - Method and device for improving SSD random reading performance, computer equipment and storage medium - Google Patents

Method and device for improving SSD random reading performance, computer equipment and storage medium Download PDF

Info

Publication number
CN110825326A
CN110825326A CN201911063349.9A CN201911063349A CN110825326A CN 110825326 A CN110825326 A CN 110825326A CN 201911063349 A CN201911063349 A CN 201911063349A CN 110825326 A CN110825326 A CN 110825326A
Authority
CN
China
Prior art keywords
pages
request
memory
response
page
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201911063349.9A
Other languages
Chinese (zh)
Inventor
李江龙
刘丙圣
韩道静
方华
甘金涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Union Memory Information System Co Ltd
Original Assignee
Shenzhen Union Memory Information System Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Union Memory Information System Co Ltd filed Critical Shenzhen Union Memory Information System Co Ltd
Priority to CN201911063349.9A priority Critical patent/CN110825326A/en
Publication of CN110825326A publication Critical patent/CN110825326A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0602Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
    • G06F3/061Improving I/O performance
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0628Interfaces specially adapted for storage systems making use of a particular technique
    • G06F3/0655Vertical data movement, i.e. input-output transfer; data movement between one or more hosts and one or more storage devices
    • G06F3/0659Command handling arrangements, e.g. command buffers, queues, command scheduling
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/06Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
    • G06F3/0601Interfaces specially adapted for storage systems
    • G06F3/0668Interfaces specially adapted for storage systems adopting a particular infrastructure
    • G06F3/0671In-line storage system
    • G06F3/0683Plurality of storage devices
    • G06F3/0688Non-volatile semiconductor memory arrays

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)

Abstract

The invention relates to a method and a device for improving SSD random reading performance, computer equipment and a storage medium; the method comprises the following steps: acquiring an M page request of the upper surface and an N page request of the lower surface; combining the M page request of the upper surface with the N page request of the lower surface; executing the read operation according to the request of the M pages on the upper surface, and simultaneously executing the read operation according to the request of the N pages on the lower surface; and sending a data acquisition command to the N pages of the next surface, and acquiring data. The invention changes the traditional serial operation of random reading into parallel operation, effectively improves the SSD random reading performance and is beneficial to optimizing the performance.

Description

Method and device for improving SSD random reading performance, computer equipment and storage medium
Technical Field
The invention relates to the technical field of random reading performance of solid state storage, in particular to a method and a device for improving the random reading performance of an SSD, computer equipment and a storage medium.
Background
The SSD solid state disk is used as a novel storage medium, and compared with the traditional HDD (mechanical hard disk), the SSD solid state disk has the greatest advantage that the sequential read-write performance and the random read-write performance can be effectively improved; for random reading operation, the conventional SSD has a certain bottleneck, namely the SSD is limited by the uncontrollable property of random reading, cannot be effectively spliced like sequential reading, and can only be operated in series, so that the random reading operation of the SSD is seriously influenced, and the random reading of the SSD is restricted to be effectively improved.
Disclosure of Invention
The invention aims to overcome the defects of the prior art and provides a method and a device for improving the SSD random reading performance, computer equipment and a storage medium.
In order to achieve the purpose, the invention adopts the following technical scheme:
the method for improving the SSD random reading performance comprises the following steps:
acquiring an M page request of the upper surface and an N page request of the lower surface;
combining the M page request of the upper surface with the N page request of the lower surface;
executing the read operation according to the request of the M pages on the upper surface, and simultaneously executing the read operation according to the request of the N pages on the lower surface;
and sending a data acquisition command to the N pages of the next surface, and acquiring data.
The further technical scheme is as follows: in the step of combining the M page request of the upper side and the N page request of the lower side, the requests of the lower side and the two sides of the same Die are combined, and the combination principle is that the memory responds to the read command and the request with short data preparation time is processed preferentially.
The further technical scheme is as follows: the duration of the response and data preparation time of the M pages of the memory on the upper side to the read command is shorter than the duration of the response and data preparation time of the N pages of the memory on the lower side to the read command.
The further technical scheme is as follows: the duration of the response of the memory of the M pages on the upper surface to the read command and the data preparation time is 36-40 microseconds; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
The device for improving the SSD random reading performance comprises: an acquisition unit, a combination unit, a read operation unit, and a transmission acquisition unit;
the acquiring unit is used for acquiring an M page request of an upper surface and an N page request of a lower surface;
the combination unit is used for combining the M page requests of the upper surface with the N page requests of the lower surface;
the reading operation unit is used for executing reading operation according to the request of the M pages on the upper surface and executing reading operation according to the request of the N pages on the lower surface;
and the sending and acquiring unit is used for sending an acquiring data command to the next N pages and acquiring data.
The further technical scheme is as follows: in the combination unit, the requests of two surfaces under the same Die are combined, and the combination principle is that the response of the memory to the read command and the request with short data preparation time are processed preferentially.
The further technical scheme is as follows: the duration of the response and data preparation time of the M pages of the memory on the upper side to the read command is shorter than the duration of the response and data preparation time of the N pages of the memory on the lower side to the read command.
The further technical scheme is as follows: the duration of the response of the memory of the M pages on the upper surface to the read command and the data preparation time is 36-40 microseconds; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
A computer device comprising a memory and a processor, the memory having stored thereon a computer program, the processor when executing the computer program implementing the method for improving SSD random read performance as described above.
A storage medium storing a computer program comprising program instructions which, when executed by a processor, implement a method of improving SSD random read performance as described above.
Compared with the prior art, the invention has the beneficial effects that: by changing the traditional serial operation of random reading into parallel operation, the SSD random reading performance is effectively improved, the performance is optimized, and the requirements can be better met.
The invention is further described below with reference to the accompanying drawings and specific embodiments.
Drawings
In order to more clearly illustrate the technical solutions of the embodiments of the present invention, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a schematic diagram of an application scenario of the prior art;
fig. 2 is a schematic flowchart of a method for improving SSD random read performance according to an embodiment of the present invention;
FIG. 3 is a schematic diagram of the application scenario of FIG. 2;
FIG. 4 is a schematic block diagram of an apparatus for improving SSD random read performance according to an embodiment of the present invention;
FIG. 5 is a schematic block diagram of a computer device provided by an embodiment of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are some, not all, embodiments of the present invention. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It will be understood that the terms "comprises" and/or "comprising," when used in this specification and the appended claims, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.
It is also to be understood that the terminology used in the description of the invention herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the invention. As used in the specification of the present invention and the appended claims, the singular forms "a," "an," and "the" are intended to include the plural forms as well, unless the context clearly indicates otherwise.
It should be further understood that the term "and/or" as used in this specification and the appended claims refers to and includes any and all possible combinations of one or more of the associated listed items.
Referring to the embodiments shown in fig. 1 to 5, please refer to fig. 1, which shows a Die (unit capable of independent concurrent operation) structure including two planes, wherein a Controller represents a Controller, and interacts with Nand Flash (memory) through an interface protocol; tR indicates that Nand Flash responds to read commands and data preparation time, and the Nand Flash in the TLC structure generally includes three types of pages: low Page, Middle Page and UpperPage, in which tR of Lower Page and UpperPage is smaller than that of Middle Page, tR (M) represents tR of Middle Page, and tR (L/U) represents tR of Lower Page and UpperPage; tXferData represents the time of transmission of the data; the Read Command represents a Read Command.
Typical firmware processes currently handle random read operation: the random read operation is an unpredictable read data operation sent by the Host to the SSD disk, and the random and arbitrary read operation makes it difficult for the SSD firmware to perform effective splicing (i.e. two planes in a certain Die cannot be operated simultaneously), i.e. random reading is performed serially on the same Die; as can be seen from FIG. 1, the SSD firmware executes two random Read requests in a certain Die of the particle, the Read Command of Plane0 executes, tR (L/U) is waited, then Nand Flash prepares data, data transmission is completed (such as XferData in FIG. 1), and the Read requests of Plane1 continue to be responded; therefore, in a random reading scene, two Page data with different tR time are acquired, the whole consumption time is serial operation, and the total consumption time is tR (middle Page) + tR (lower Page) + tXferData (middle Page) + tXferData (lower Page); only serial operation can be performed, so that the performance cannot be effectively improved.
Referring to fig. 2 to 3, the present invention discloses a method for improving SSD random read performance, comprising the following steps:
s1, acquiring an M page request of the upper surface and an N page request of the lower surface;
s2, combining the M page request of the upper surface with the N page request of the lower surface;
s3, executing read operation according to the request of M pages on the upper side and executing read operation according to the request of N pages on the lower side;
and S4, sending a data acquisition command to the next N pages, and acquiring data.
In the step of combining the M page request on the upper surface and the N page request on the lower surface, the requests of the two surfaces under the same Die are combined, and the combination principle is that the memory responds to the read command and the request with short data preparation time is processed preferentially.
The duration of the response and data preparation time of the memory with M pages on the upper side to the read command is shorter than the duration of the response and data preparation time of the memory with N pages on the lower side to the read command.
Referring to fig. 3, in the embodiment of the present invention, a Plane-interleaving operation mode is adopted, and since the Nand Flash granule supports separate and independent operations on two planes under Die, when random reading is performed, the tR time is different (tR (lower page) < tR (upper page) < tR (middle page)). The M pages of the upper surface are Plane0 Page M, and the N pages of the lower surface are Plane 1Page N; the read operation execution consumption time of the Plane0 Page M request is tR (Lower/Upper Page), and the read operation execution consumption time of the Plane 1Page N request is tR (middle Page).
Furthermore, the duration of the response of the memory of the M pages on the upper surface to the read command and the data preparation time is 36-40 microseconds; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
Wherein, because the particles can be separately and independently operated on the two planes, the Plane0 PageM and the Plane 1PageN are independently operated and do not influence each other. As shown in fig. 3, in this operation manner, during the read execution process of the Plane0 Page M request, the read execution process of the Plane 1Page N request is also executed synchronously, so the tR time of the Plane0 Page M can be hidden in the tR time of the Plane 1Page N, since the time duration for the read execution process of the Plane0 Page M request is less than the time duration for the read execution process of the Plane 1Page N request, and the data transmission of the Plane0 Page M is completed simultaneously in the tR of the Plane 1Page N, the total time duration is finally: tR (middle Page) + tXferData, which saves time compared with the prior art; therefore, on the premise that the Nand Flash particles support two planes to execute independently, the parallel operation method can be effectively utilized, the random reading performance is improved, and the bottleneck that the random reading performance cannot be improved is solved.
Referring to fig. 4, the apparatus for improving SSD random read performance includes: an acquisition unit 10, a combination unit 20, a read operation unit 30, and a transmission acquisition unit 40;
the acquiring unit 10 is configured to acquire an M-page request of a previous side and an N-page request of a next side;
the combining unit 20 is configured to combine the M page requests of the upper side and the N page requests of the lower side;
the read operation unit 30 is configured to perform a read operation according to a request of M pages on the upper side, and simultaneously perform a read operation according to a request of N pages on the lower side;
and the sending and acquiring unit 40 is configured to send an acquire data command to the next N pages, and acquire data.
In the combination unit 20, the requests of the two planes under the same Die are combined, and the combination principle is that the response of the memory to the read command and the request with short data preparation time are processed preferentially.
The duration of the response and data preparation time of the memory with M pages on the upper side to the read command is shorter than the duration of the response and data preparation time of the memory with N pages on the lower side to the read command.
Furthermore, the duration of the response of the memory of the M pages on the upper surface to the read command and the data preparation time is 36-40 microseconds; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
It should be noted that, as can be clearly understood by those skilled in the art, the above-mentioned device for improving the SSD random read performance and the specific implementation process of each unit may refer to the corresponding description in the foregoing method embodiment, and for convenience and brevity of description, no further description is provided here.
The above-mentioned means for improving the SSD random read performance may be implemented in the form of a computer program, which can be run on a computer device as shown in fig. 5.
Referring to fig. 5, fig. 5 is a schematic block diagram of a computer device according to an embodiment of the present application; the computer device 500 may be a terminal or a server, where the terminal may be an electronic device with a communication function, such as a smart phone, a tablet computer, a notebook computer, a desktop computer, a personal digital assistant, and a wearable device. The server may be an independent server or a server cluster composed of a plurality of servers.
Referring to fig. 5, the computer device 500 includes a processor 502, memory, and a network interface 505 connected by a system bus 501, where the memory may include a non-volatile storage medium 503 and an internal memory 504.
The non-volatile storage medium 503 may store an operating system 5031 and a computer program 5032. The computer programs 5032 include program instructions that, when executed, cause the processor 502 to perform a method of improving SSD random read performance.
The processor 502 is used to provide computing and control capabilities to support the operation of the overall computer device 500.
The internal memory 504 provides an environment for the operation of the computer program 5032 in the non-volatile storage medium 503, and when the computer program 5032 is executed by the processor 502, the processor 502 can execute a method for improving the SSD random access performance.
The network interface 505 is used for network communication with other devices. Those skilled in the art will appreciate that the configuration shown in fig. 5 is a block diagram of only a portion of the configuration associated with the present application and does not constitute a limitation of the computer device 500 to which the present application may be applied, and that a particular computer device 500 may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
It should be understood that, in the embodiment of the present Application, the Processor 502 may be a Central Processing Unit (CPU), and the Processor 502 may also be other general-purpose processors, Digital Signal Processors (DSPs), Application Specific Integrated Circuits (ASICs), Field-Programmable Gate arrays (FPGAs) or other Programmable logic devices, discrete Gate or transistor logic devices, discrete hardware components, and the like. Wherein a general purpose processor may be a microprocessor or the processor may be any conventional processor or the like.
It will be understood by those skilled in the art that all or part of the flow of the method implementing the above embodiments may be implemented by a computer program instructing associated hardware. The computer program includes program instructions, and the computer program may be stored in a storage medium, which is a computer-readable storage medium. The program instructions are executed by at least one processor in the computer system to implement the flow steps of the embodiments of the method described above.
Accordingly, the present invention also provides a storage medium. The storage medium may be a computer-readable storage medium. The storage medium stores a computer program, wherein the computer program comprises program instructions that, when executed by a processor, implement the method for improving SSD random read performance described above.
The storage medium may be a usb disk, a removable hard disk, a Read-Only Memory (ROM), a magnetic disk, or an optical disk, which can store various computer readable storage media.
Those of ordinary skill in the art will appreciate that the elements and algorithm steps of the examples described in connection with the embodiments disclosed herein may be embodied in electronic hardware, computer software, or combinations of both, and that the components and steps of the examples have been described in a functional general in the foregoing description for the purpose of illustrating clearly the interchangeability of hardware and software. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the implementation. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus and method may be implemented in other ways. For example, the above-described apparatus embodiments are merely illustrative. For example, the division of each unit is only one logic function division, and there may be another division manner in actual implementation. For example, various elements or components may be combined or may be integrated into another system, or some features may be omitted, or not implemented.
The steps in the method of the embodiment of the invention can be sequentially adjusted, combined and deleted according to actual needs. The units in the device of the embodiment of the invention can be merged, divided and deleted according to actual needs. In addition, functional units in the embodiments of the present invention may be integrated into one processing unit, or each unit may exist alone physically, or two or more units are integrated into one unit.
The integrated unit, if implemented in the form of a software functional unit and sold or used as a stand-alone product, may be stored in a storage medium. Based on such understanding, the technical solution of the present invention essentially or partially contributes to the prior art, or all or part of the technical solution can be embodied in the form of a software product, which is stored in a storage medium and includes instructions for causing a computer device (which may be a personal computer, a terminal, or a network device) to execute all or part of the steps of the method according to the embodiments of the present invention.
The technical contents of the present invention are further illustrated by the examples only for the convenience of the reader, but the embodiments of the present invention are not limited thereto, and any technical extension or re-creation based on the present invention is protected by the present invention. The protection scope of the invention is subject to the claims.

Claims (10)

1. The method for improving the SSD random reading performance is characterized by comprising the following steps of:
acquiring an M page request of the upper surface and an N page request of the lower surface;
combining the M page request of the upper surface with the N page request of the lower surface;
executing the read operation according to the request of the M pages on the upper surface, and simultaneously executing the read operation according to the request of the N pages on the lower surface;
and sending a data acquisition command to the N pages of the next surface, and acquiring data.
2. The method according to claim 1, wherein in the step of combining the M page requests of the upper side and the N page requests of the lower side, the requests of the lower side and the two sides of the same Die are combined, and the combination principle is that the response of the memory to the read command and the request with short data preparation time are processed preferentially.
3. The method according to claim 2, wherein the duration of the response and data preparation time of the M pages of memory on the upper side to the read command is shorter than the duration of the response and data preparation time of the N pages of memory on the lower side to the read command.
4. The method according to claim 3, wherein the duration of the response of the M pages of memory on the upper side to the read command and the data preparation time is 36-40 microseconds; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
5. An apparatus for improving SSD random read performance, comprising: an acquisition unit, a combination unit, a read operation unit, and a transmission acquisition unit;
the acquiring unit is used for acquiring an M page request of an upper surface and an N page request of a lower surface;
the combination unit is used for combining the M page requests of the upper surface with the N page requests of the lower surface;
the reading operation unit is used for executing reading operation according to the request of the M pages on the upper surface and executing reading operation according to the request of the N pages on the lower surface;
and the sending and acquiring unit is used for sending an acquiring data command to the next N pages and acquiring data.
6. The apparatus according to claim 5, wherein in the combination unit, the requests of two planes under the same Die are combined, and a combination principle is that a response of a memory to a read command and a request with short data preparation time are processed preferentially.
7. The apparatus of claim 6, wherein the duration of the response and data preparation time of the M pages of memory on the upper side to the read command is shorter than the duration of the response and data preparation time of the N pages of memory on the lower side to the read command.
8. The apparatus according to claim 7, wherein the duration of the response and data preparation time of the M pages of memory on the upper side to the read command is 36-40 μ sec; the duration of the response of the next N pages of the memory to the read command and the data preparation time is 45-55 microseconds.
9. A computer device comprising a memory having stored thereon a computer program and a processor that, when executing the computer program, implements the method of improving SSD random read performance of any of claims 1-4.
10. A storage medium storing a computer program comprising program instructions which, when executed by a processor, implement the method of improving SSD random read performance of any of claims 1-4.
CN201911063349.9A 2019-10-31 2019-10-31 Method and device for improving SSD random reading performance, computer equipment and storage medium Pending CN110825326A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201911063349.9A CN110825326A (en) 2019-10-31 2019-10-31 Method and device for improving SSD random reading performance, computer equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201911063349.9A CN110825326A (en) 2019-10-31 2019-10-31 Method and device for improving SSD random reading performance, computer equipment and storage medium

Publications (1)

Publication Number Publication Date
CN110825326A true CN110825326A (en) 2020-02-21

Family

ID=69552378

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201911063349.9A Pending CN110825326A (en) 2019-10-31 2019-10-31 Method and device for improving SSD random reading performance, computer equipment and storage medium

Country Status (1)

Country Link
CN (1) CN110825326A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112433672A (en) * 2020-11-12 2021-03-02 苏州浪潮智能科技有限公司 Solid state disk reading method and device
CN113515232A (en) * 2021-04-26 2021-10-19 深圳忆联信息系统有限公司 Method and device for improving SSD low-command deep reading performance, computer equipment and storage medium

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130262745A1 (en) * 2012-03-30 2013-10-03 Gary Lin Memory System with Command Queue Reordering
US20190196972A1 (en) * 2017-12-21 2019-06-27 Western Digital Technologies, Inc. Managing flash memory read operations

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130262745A1 (en) * 2012-03-30 2013-10-03 Gary Lin Memory System with Command Queue Reordering
US20190196972A1 (en) * 2017-12-21 2019-06-27 Western Digital Technologies, Inc. Managing flash memory read operations

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112433672A (en) * 2020-11-12 2021-03-02 苏州浪潮智能科技有限公司 Solid state disk reading method and device
CN112433672B (en) * 2020-11-12 2023-01-06 苏州浪潮智能科技有限公司 Solid state disk reading method and device
CN113515232A (en) * 2021-04-26 2021-10-19 深圳忆联信息系统有限公司 Method and device for improving SSD low-command deep reading performance, computer equipment and storage medium
CN113515232B (en) * 2021-04-26 2023-08-29 深圳忆联信息系统有限公司 Method, device, computer equipment and storage medium for improving SSD low order depth reading performance

Similar Documents

Publication Publication Date Title
CN111221476B (en) Front-end command processing method and device for improving SSD performance, computer equipment and storage medium
CN108959117B (en) H2D write operation acceleration method and device, computer equipment and storage medium
CN107305534B (en) Method for simultaneously carrying out kernel mode access and user mode access
CN110941395B (en) Dynamic random access memory, memory management method, system and storage medium
US20160188780A1 (en) Implementing system irritator accelerator fpga unit (afu) residing behind a coherent attached processors interface (capi) unit
US8954644B2 (en) Apparatus and method for controlling memory
US9836516B2 (en) Parallel scanners for log based replication
CN103150149A (en) Method and device for processing redo data of database
CN111813713A (en) Data acceleration operation processing method and device and computer readable storage medium
CN110825327A (en) SSD temperature control method and device, computer equipment and storage medium
CN110825326A (en) Method and device for improving SSD random reading performance, computer equipment and storage medium
CN111124314A (en) SSD performance improving method and device for mapping table dynamic loading, computer equipment and storage medium
US10216634B2 (en) Cache directory processing method for multi-core processor system, and directory controller
CN114721975A (en) Chain table processing method and device, accelerator, circuit board, equipment and storage medium
CN110007853B (en) Nandflash command processing method, Nandflash command processing device, terminal and storage medium
CN109634826B (en) Controller limit performance analysis method and device, computer equipment and storage medium
CN110993014A (en) Behavior test method and device of SSD in idle state, computer equipment and storage medium
CN104182264B (en) The start optimization method and its device of a kind of eMMC
CN110955388A (en) Storage server, data storage method and device thereof and storage medium
CN115981893A (en) Message queue task processing method and device, server and storage medium
CN113031863B (en) SSD command correlation management method, SSD command correlation management device, computer equipment and storage medium
CN111913666B (en) Method and device compatible with Nand particles with different protocols, computer equipment and storage medium
CN113220608A (en) NVMe command processor and processing method thereof
CN113515232B (en) Method, device, computer equipment and storage medium for improving SSD low order depth reading performance
CN111125715A (en) TCG data processing acceleration method and device based on solid state disk, computer equipment and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination