CN111883436B - Chip packaging method and chip packaging device - Google Patents
Chip packaging method and chip packaging device Download PDFInfo
- Publication number
- CN111883436B CN111883436B CN202010677203.XA CN202010677203A CN111883436B CN 111883436 B CN111883436 B CN 111883436B CN 202010677203 A CN202010677203 A CN 202010677203A CN 111883436 B CN111883436 B CN 111883436B
- Authority
- CN
- China
- Prior art keywords
- substrate
- chip
- cover plate
- control chip
- functional surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 33
- 238000000034 method Methods 0.000 title claims abstract description 25
- 239000000758 substrate Substances 0.000 claims abstract description 93
- 238000005192 partition Methods 0.000 claims abstract description 47
- 239000000853 adhesive Substances 0.000 claims abstract description 41
- 230000001070 adhesive effect Effects 0.000 claims abstract description 41
- 229910000679 solder Inorganic materials 0.000 claims description 22
- 235000014820 Galium aparine Nutrition 0.000 claims description 10
- 240000005702 Galium aparine Species 0.000 claims description 10
- 238000005520 cutting process Methods 0.000 claims description 7
- 238000003825 pressing Methods 0.000 claims description 6
- 238000001125 extrusion Methods 0.000 claims description 5
- 125000006850 spacer group Chemical group 0.000 description 25
- 238000010586 diagram Methods 0.000 description 5
- 239000003292 glue Substances 0.000 description 4
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical compound [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 description 2
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 2
- 239000011230 binding agent Substances 0.000 description 2
- 230000005611 electricity Effects 0.000 description 2
- 229910052710 silicon Inorganic materials 0.000 description 2
- 239000010703 silicon Substances 0.000 description 2
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000001816 cooling Methods 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000003384 imaging method Methods 0.000 description 1
- 229910052742 iron Inorganic materials 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052759 nickel Inorganic materials 0.000 description 1
- 238000012858 packaging process Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/52—Mounting semiconductor bodies in containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/16—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different main groups of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. forming hybrid circuits
- H01L25/165—Containers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73253—Bump and layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Pressure Sensors (AREA)
Abstract
The application discloses a chip packaging method and a chip packaging device, wherein the method comprises the following steps: the method comprises the following steps of enabling a functional surface of at least one control chip to face a substrate and be electrically connected with the substrate, wherein a reticular partition plate is arranged on the substrate, and one control chip is arranged in one grid of the reticular partition plate; arranging support pieces on the base plate on two sides of each control chip, wherein the support pieces and the corresponding control chips are positioned in the same grid, and one side, far away from the base plate, of each support piece is higher than the non-functional surface of each control chip; the sensing chip is arranged on the supporting pieces on the two sides of the control chip in a bridging mode, and the functional surface of the sensing chip is electrically connected with the conductive bumps on the substrate in a routing mode; arranging an adhesive on one side of the reticular clapboard, which is far away from the substrate; arranging a cover plate on the adhesive; the pressure on the side of the cover plate close to the substrate and the side of the cover plate away from the substrate are kept close until the adhesive is cured. By means of the mode, the probability of deformation and deviation of the cover plate can be reduced, and the yield of chip packaging devices is improved.
Description
Technical Field
The present disclosure relates to the field of semiconductor packaging technologies, and in particular, to a chip packaging method and a chip packaging device.
Background
The sensing chip for imaging, positioning and detecting is widely used in intelligent equipment, and the sensing chip and the control chip are packaged in the same packaging device, so that the size of the chip packaging device can be further reduced.
In the packaging process, after the control chip and the sensing chip are arranged, a cover plate needs to be added to finish the manufacture of the chip packaging device.
Disclosure of Invention
The chip packaging method and the chip packaging device can balance the pressure on two sides of the cover plate and reduce the probability of deformation and deviation of the cover plate.
In order to solve the technical problem, the application adopts a technical scheme that: a chip packaging method is provided, and comprises the following steps: the method comprises the following steps that a functional surface of at least one control chip faces a substrate and is electrically connected with the substrate, wherein a reticular clapboard is arranged on the substrate, and one control chip is arranged in one grid of the reticular clapboard; arranging supporting pieces on the base plate on two sides of each control chip, wherein the supporting pieces and the corresponding control chips are positioned in the same grid, and one side, far away from the base plate, of each supporting piece is higher than a non-functional surface of each control chip; a sensing chip is arranged on the supporting pieces on the two sides of the control chip in a bridging manner, and the functional surface of the sensing chip is electrically connected with the conductive bump on the substrate in a routing manner; arranging an adhesive on one side of the reticular clapboard away from the substrate; disposing a cover sheet on the adhesive; maintaining the pressure of the cover plate close to the side of the substrate and close to the side of the cover plate facing away from the substrate until the adhesive is cured.
Wherein the maintaining of the cover plate in close proximity to the side of the base plate and the side facing away from the base plate until the adhesive is cured comprises: and pressing the cover plate to one side close to the substrate at a first speed, wherein the first speed is inversely proportional to the pressure in a cavity formed by the cover plate, the reticular partition plate and the substrate.
Wherein said maintaining the pressure of the side of the cover plate adjacent to the substrate and the side facing away from the substrate in proximity until the adhesive cures comprises: and utilizing a pressure oven to enable the pressure in a cavity formed by the cover plate, the mesh partition plate and the base plate to be close to the pressure on one side of the cover plate, which is far away from the base plate, so as to reduce the extrusion of the gas in the cavity to the cover plate.
Wherein, through the mode of routing with sensor chip's functional surface with electrically conductive lug electricity on the base plate is connected, include: forming solder on the functional surface of the sensing chip; and moving the conductive bump on the substrate to the solder on the sensing chip by using a cleaver so that the bonding wire in the cleaver is bonded with the conductive bump first and then bonded with the solder.
Wherein, with the functional surface of at least one control chip towards the base plate and with the base plate electricity is connected, include: a plurality of control chips correspond to grids of the mesh partition plate, and one control chip is arranged in each grid; the control chip is deviated to one side of the grid with longer side length; electrically connecting the control chip with the substrate through a solder ball on the functional surface of the control chip; the height of the solder ball is higher than that of the conductive bump on the substrate.
Wherein said maintaining the pressure of the side of the cover plate close to the base plate and the side facing away from the base plate close until the adhesive is cured, thereafter comprises: and cutting each grid serving as a unit corresponding to the position of the grid side wall on the mesh partition plate, and cutting off part of the mesh partition plate and the substrate to obtain a chip packaging device containing a single control chip and a single sensing chip.
In order to solve the technical problem, the other technical scheme adopted by the application is as follows: a chip packaging device is provided, and the chip packaging device is prepared by the chip packaging method.
The sensing chip and the control chip are rectangular, a first center of the sensing chip is not overlapped with a second center of the control chip, and a connecting line of the first center and the second center is overlapped with a symmetry axis perpendicular to a long edge of the sensing chip.
Wherein the height of the support is 490-540 μm; and/or the thickness of the sensing chip is 300-400 mu m.
Wherein, the distance between the inner wall of the reticular clapboard and the side wall of the sensing chip is 600-700 mu m; and/or the Brinell hardness of the reticular separator is more than or equal to 40N/mm 2 。
The beneficial effect of this application is: the control chip and the sensing chip are arranged in the grid of the mesh-shaped partition plate and are electrically connected with the substrate, the sensing chip is bridged on the support piece to improve the stability of the sensing chip, the sensing chip is electrically connected with the substrate in a routing mode, when the cover plate is arranged on the mesh-shaped partition plate, one side of the cover plate close to the substrate and the pressure of one side of the cover plate away from the substrate are kept close until the adhesive is solidified, the influence of the pressure in a cavity formed by the cover plate, the mesh-shaped partition plate and the substrate on the extrusion of the cover plate is reduced, the probability of deformation and deviation of the cover plate is reduced, and the yield of a chip packaging device is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts. Wherein:
FIG. 1 is a schematic flow chart diagram illustrating an embodiment of a chip packaging method according to the present application;
FIG. 2a is a schematic cross-sectional front view of an embodiment corresponding to step S101 in FIG. 1;
FIG. 2b is a schematic cross-sectional side view of an embodiment corresponding to step S101 in FIG. 1;
FIG. 3 is a schematic cross-sectional front view of an embodiment corresponding to step S102 in FIG. 1;
FIG. 4a is a schematic cross-sectional front view of an embodiment corresponding to step S103 in FIG. 1;
FIG. 4b is a schematic cross-sectional side view of an embodiment corresponding to step S103 in FIG. 1;
FIG. 5 is a schematic flow chart of an embodiment corresponding to step S103 in FIG. 1;
FIG. 6a is a schematic cross-sectional side view of an embodiment corresponding to step S201 in FIG. 5;
FIG. 6b is a cross-sectional side view of an embodiment corresponding to step S202 in FIG. 5;
FIG. 6c is a cross-sectional side view of another embodiment corresponding to step S202 in FIG. 5;
FIG. 7 is a schematic cross-sectional front view illustrating an embodiment corresponding to step S105 in FIG. 1;
FIG. 8 is a schematic cross-sectional front view of one embodiment of a chip-packaging device according to the present application;
fig. 9 is a schematic top view of a chip package device according to an embodiment of the present application.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application, and it is obvious that the described embodiments are only a part of the embodiments of the present application, and not all the embodiments. All other embodiments obtained by a person of ordinary skill in the art based on the embodiments in the present application without making any creative effort belong to the protection scope of the present application.
Referring to fig. 1, fig. 1 is a schematic flow chart diagram illustrating an embodiment of a chip packaging method according to the present application, the method including:
step S101: the functional surface of at least one control chip faces the substrate and is electrically connected with the substrate, wherein the substrate is provided with a reticular clapboard, and one control chip is arranged in one grid of the reticular clapboard.
Specifically, please refer to fig. 2a and fig. 2b, wherein fig. 2a is a schematic cross-sectional front view illustrating an embodiment corresponding to step S101 in fig. 1, and fig. 2b is a schematic cross-sectional side view illustrating an embodiment corresponding to step S101 in fig. 1. Wherein the substrate 102 is provided with a mesh partition 104, fig. 2a and 2b only schematically show the structure of the mesh partition 104 in a single grid, and in practical applications, the mesh partition 104 is connected to the substrate 102 and has a plurality of grids, each of which divides the substrate 102 into a region. In the above cross-sectional view, the mesh-like partition 104 is only schematically shown in a plan view with one of the side walls cut away.
Specifically, a plurality of control chips 100 are arranged in a grid corresponding to the grid of the mesh-like partition 104, and one control chip 100 is arranged in each grid. The control chip 100 is biased to one side of the grid with a longer side length, the control chip 100 is electrically connected to the substrate 102 through the solder balls 1000 on the functional surface of the control chip 100, and the height of the solder balls 1000 is higher than that of the conductive bumps 1002 on the substrate 102. Each grid is rectangular, two rows of conductive bumps 1002 are respectively arranged at positions on the substrate 102 corresponding to the two longer sides of the rectangular grid, the functional surface of the control chip 100 faces the surface of the substrate 102, the control chip 100 is biased towards the side wall of the rectangular grid at the side with the longer side length, because the control chip 100 is relatively biased, the height of the solder ball 1000 is higher than that of the conductive bumps 1002 on the substrate 102, part of the area of the control chip 100 is positioned above the conductive bumps 1002 linearly arranged on the substrate 102 and cannot be contacted with the conductive bumps 1002, and further, the control chip 100 and the conductive bumps 1002 cannot be touched by mistake. In addition, after the control chip 100 is deflected, the partial projection of the control chip 100 in the vertical direction coincides with the conductive bumps 1002, and compared with the arrangement mode that the control chip 100 is located between two rows of conductive bumps 1002, the width of the rectangular grid can be further reduced, the space of the rectangular grid is saved, and the size after packaging is further reduced.
Step S102: and supporting pieces are arranged on the base plates on two sides of each control chip, the supporting pieces and the corresponding control chips are positioned in the same grid, and one side, far away from the base plates, of each supporting piece is higher than the non-functional surface of each control chip.
Specifically, referring to fig. 3, fig. 3 is a schematic cross-sectional front view of an embodiment corresponding to step S102 in fig. 1, in which support members 106 are disposed on two sides of the control chip 100, a height of the support member 106 is higher than a non-functional surface of the control chip 100, and the support member 106 may be a silicon wafer made of silicon, wherein the support member 106 and the substrate 102 are connected and fixed by glue (not shown).
Step S103: the sensing chip is arranged on the supporting pieces on two sides of the control chip in a bridging mode, and the functional surface of the sensing chip is electrically connected with the conductive bumps on the substrate in a routing mode.
Specifically, please refer to fig. 4a and fig. 4b, wherein fig. 4a is a schematic cross-sectional front view diagram of an embodiment corresponding to step S103 in fig. 1, and fig. 4b is a schematic cross-sectional side view diagram of an embodiment corresponding to step S103 in fig. 1. The sensing chip 108 is bridged on the supporting member 106, the length of the sensing chip 108 is greater than that of the control chip 100, and then the supporting member 106 supports the sensing chip 108 at two ends of the sensing chip 108, so that the stability of the sensing chip 108 is improved. In fig. 4b, the sectional view from the side view can be understood as the view from the position of the dotted line a in fig. 4a, the height of the functional surface of the sensor chip 108 is lower than the height of the mesh-shaped spacer 104.
Further, referring to fig. 5, fig. 5 is a flowchart illustrating an embodiment corresponding to step S103 in fig. 1, wherein the step of electrically connecting the functional surface of the sensor chip 108 to the conductive bump 1002 on the substrate 102 by wire bonding specifically includes:
step S201: solder is formed on the functional surface of the sensor chip.
Specifically, referring to fig. 6a, fig. 6a is a schematic side cross-sectional view of an embodiment corresponding to step S201 in fig. 5, a solder 1080 is formed at a pad (not shown) position on a functional surface of the sensor chip 108 to increase an area of the sensor chip 108 that can be contacted with other electrical elements, and the solder 1080 is electrically connected to the sensor chip 108.
Step S202: the riving knife is used to move from the position of the conductive bump on the substrate to the position of the solder 1080 on the sensing chip, so that the bonding wire inside the riving knife is firstly bonded with the conductive bump and then bonded with the solder 1080.
Specifically, please refer to fig. 6 b-6 c, wherein fig. 6b is a schematic side cross-sectional view of an embodiment corresponding to step S202 in fig. 5, and fig. 6c is a schematic side cross-sectional view of another embodiment corresponding to step S202 in fig. 5. Since the side wall of the mesh-shaped spacer 104 is closer to the side surface of the sensor chip 108, the distance between the side wall of the mesh-shaped spacer 104 and the sensor chip 108 is smaller, and the distance between the side wall of the mesh-shaped spacer 104 and the sensor chip 108 is about 600 μm, it is necessary to try a plurality of cleavers 120 with different sizes to avoid the contact between the cleaver 120 and the functional surface of the sensor chip 108 from damaging the sensor chip 108, wherein the width of the cleaver 120 is smaller than half of the distance between the side wall of the mesh-shaped spacer 104 and the sensor chip 108 when the cleaver 120 is located between the side wall of the mesh-shaped spacer 104 and the sensor chip 108, and the height of the cleaver 1200 is larger than the height of the functional surface of the sensor chip 108 from the substrate 102.
Further, the bonding wire 109 is bonded to the conductive bump 1002 on the substrate 102 and then bonded to the solder 1080 on the sensor chip 108, which is different from the bonding wire 109 and the solder 1080 after the solder 1080 is formed, and then the bonding wire 109 is introduced into the deep cavity between the sidewall of the mesh-shaped partition 104 and the sensor chip 108, the bonding wire 109 is bent before being introduced into the deep cavity, the chopper 120 is also located in the deep cavity, and the chopper 120 is easily contacted with the bonding wire 109 on the side of the sensor chip 108 in the narrow deep cavity. After the bonding wire 109 is bonded with the conductive bump 1002, the chopper 120 moves to a side away from the substrate 102, the width of the tip 1200 of the chopper 120 is gradually reduced relative to the distance between the side wall of the mesh-shaped partition plate 104 and the sensing chip 108, and when the bonding wire 109 is bent and bonded with the solder 1080 after the deep cavity between the side wall of the mesh-shaped partition plate 104 and the sensing chip 108 is led out, the side wall of the chopper 120 is not easy to touch the bonding wire 109 because the chopper 120 is not in the deep cavity, so that the bonding wire 109 is not damaged.
Optionally, in order to reduce the influence of the cleaver 120 on the bonding wires 109 in the deep cavity between the sidewall of the mesh-shaped spacer 104 and the sensor chip 108, the distance between the sidewall of the mesh-shaped spacer 104 and the sensor chip 108 is increased to 700 μm, the height of the support 106 is reduced, and the sensor chip 108 with the thickness of 300 μm is selected, so as to increase the height difference between the functional surface of the sensor chip 108 and the sidewall of the mesh-shaped spacer 104, and reduce the height of the deep cavity.
Step S104: and arranging an adhesive on one side of the reticular clapboard away from the substrate.
Step S105: the cover plate is arranged on the adhesive.
Specifically, referring to fig. 7, fig. 7 is a schematic cross-sectional front view of an embodiment corresponding to step S105 in fig. 1, in which an adhesive 112 is coated on a side of the mesh-shaped spacer 104 away from the substrate 102, and a glue with high adhesive strength and strong fluidity is selected so that the adhesive 112 can flow on the mesh-shaped spacer 104 and fix the cover plate 114 sufficiently, wherein the adhesive 112 is merely schematic, and the thickness of the adhesive 112 in practical applications is about 25 μm, and in fig. 7, the adhesive 112 is schematically enlarged for the purpose of illustrating the adhesive 112.
Further, when the cover plate 114 is disposed on the mesh-like spacer 104, the cover plate 114, the mesh-like spacer 104 and the substrate 102 form a cavity, and the cured adhesive 112 forms a seal-like effect. In order to sufficiently bond the cover plate 114 and the adhesive 112, the cover plate 114 needs to be pressed by a dispensing head to flow the adhesive 112 under the cover plate 114. Therefore, before step S106, the method further includes: the cover plate 114 is pressed against the side adjacent the substrate 102 at a first rate that is inversely proportional to the pressure within the cavity formed by the cover plate 114, the mesh membrane 104, and the substrate 102.
Specifically, since the cover plate 114, the mesh-like partition 104 and the substrate 102 form a cavity, when the cover plate 114 is pressed downward, the gas in the cavity is compressed, the pressure in the cavity is gradually increased, and the gas in the cavity is diffused from the gap at the position of the uncured adhesive 112 to the outside of the cavity after being compressed before the adhesive 112 is not fully cured. The gas diffusion process becomes slower as the binder 112 flows and the binder 112 gradually solidifies.
Specifically, the first rate of pressing the cover plate 114 toward the side close to the substrate 102 is varied, the cover plate 114 is pressed so that the adhesive 112 can flow, the cavity is closed more as the adhesive 112 flows between the cover plate 114 and the mesh-type partition 104, the pressure in the cavity is increased by pressing the cover plate 114, initially, when the adhesive 112 is not sufficiently flowing, gas can flow out from the position of the adhesive 112 to release the pressure in the cavity, and as the cover plate 114 is further pressed, the gas in the cavity is more difficult to exhaust, and at this time, the pressure in the cavity is increased, and the first rate of pressing the cover plate 114 is reduced accordingly, and the first rate is inversely proportional to the pressure in the cavity. When the pressure in the cavity increases, the first rate of pressing the cover plate 114 is reduced to give time for the gas in the cavity to be able to escape from the location of the adhesive 112, so as to reduce the squeezing of the cover plate 114 by the gas in the cavity.
Step S106: the pressure on the side of the cover plate close to the base plate and the side of the cover plate far away from the base plate are kept close until the adhesive is cured.
Specifically, the adhesive 112 needs to be heated to fully cure the adhesive 112, and since the gas inside the cavity formed by the cover plate 114, the mesh partition 104 and the substrate 102 expands due to the heat, the pressure inside the cavity formed by the cover plate 114, the mesh partition 104 and the substrate 102 is close to the pressure on the side of the cover plate 114 away from the substrate 102 by using the pressure oven, so as to reduce the pressure of the gas inside the cavity on the cover plate 114. The substrate 102, the cover plate 114, and the like are disposed in a pressure oven, and the pressure oven is used to pressurize the outside of the cavity to balance the heated air pressure inside the cavity, thereby reducing the extrusion of the cover plate 114 by the air pressure inside the cavity. After the adhesive 112 is completely cured, the heating of the adhesive 112 is stopped, and the cooling of the air inside the cavity is waited in the pressure oven, and the pressure of the pressure oven on the outside of the cavity is reduced to balance the pressure inside and outside the cavity until the adhesive 112 is cooled after curing, and the whole substrate 102, the cover plate 114 and the like are taken out of the pressure oven.
Further, referring to fig. 8, fig. 8 is a schematic cross-sectional front view illustrating a chip-packaging device 10 according to an embodiment of the present invention, and after step S106, the method further includes: cutting is performed on each grid unit corresponding to the position of the grid side wall on the mesh partition 104, and a part of the mesh partition 104 and the substrate 102 is cut off, so as to obtain the chip package device 10 including the single control chip 100 and the single sensing chip 108. The mesh partition 104 includes a plurality of meshes, in each of which a control chip 100, a supporting member 106 and a sensor chip 108 are disposed, the sensor chip 108 is wire-bonded to the substrate 102, and a cover plate 114 is integrally covered on the mesh partition 104. In order to obtain the chip package device 10 including the single control chip 100 and the single sensor chip 108, since the mesh-shaped spacer 104 is disposed on the substrate 102, a cutting blade having a blade edge length greater than the thickness of the mesh-shaped spacer 104 is selected to cut off a portion of the mesh-shaped spacer 104 and the cover plate 114 in units of each mesh to obtain the chip package device 10.
Specifically, the chip-packaging device 10 is prepared by the above chip-packaging method, and the chip-packaging device 10 includes a substrate 102, a control chip 100, a support 106, a sensing chip 108, a single grid of mesh spacers 104, and a cover plate 114. The functional surface of the control chip 100 is electrically connected to the substrate 102, the supporting members 106 are located at two sides of the control chip 100, the height of the supporting members 106 is higher than the non-functional surface of the control chip 100, the sensor chip 108 is bridged on the supporting members 106, the height of the side wall of the mesh-shaped partition 104 is higher than the side of the sensor chip 108 away from the substrate 102, and the cover plate 114 is disposed on the mesh-shaped partition 104.
Specifically, referring to fig. 9 in combination, fig. 9 is a schematic top view structure diagram of an embodiment of the chip package device 10 of the present application, and referring to fig. 8 in combination, wherein the cover plate 114 covers a structure thereunder, so that the cover plate 114 is not shown in fig. 9, and in addition, since the conductive bumps 1002 are densely and arrayed on the substrate 102, they are illustrated as elongated rectangles in fig. 9. In practical applications, the cover plate 114 may be made of glass, so that the structure below the cover plate is visible. The sensing chip 108 and the control chip 100 are rectangular, a first center of the sensing chip 108 is not overlapped with a second center of the control chip 100, and a connecting line of the first center and the second center is overlapped with a symmetry axis perpendicular to a long side of the sensing chip 108. That is, a connection line between the sensor chip 108 and the center point of the control chip 100 and a middle line between the long sides of the substrate 102 are overlapped, and both are broken lines B in fig. 9. The projection of the control chip 100 in the top view shields a part of the conductive bumps 1002, and the control chip 100 is biased to one side of one long side of the substrate 102, so that the width of the grid can be further reduced, the space of the grid can be saved, and the size of the chip package device 10 can be further reduced compared with the arrangement mode that the control chip 100 is located between two rows of the conductive bumps 1002.
Further, the height of the supporting member 106 is 490-540 μm, and/or the thickness of the sensing chip 108 is 300-400 μm. The sensor chip 108 is bridged over the support 106, and the sidewalls of both sides of the sensor chip 108 are flush with the sidewalls of the support 106 away from the control chip 100. Since the sidewalls of the two sides of the sensor chip 108 are flush with the sidewalls of the support 106 away from the control chip 100, only the sensor chip 108 can be seen from the top view.
In a specific application scenario, the height of the side wall of the mesh-like partition 104 is 1170 μm, the height of the supporting member 106 is 490 μm, the thickness of the sensor chip 108 is 300 μm, the height of the functional surface of the sensor chip 108 from the substrate 102 is 790 μm, and if 25 μm is considered for each of the glue used for fixing the supporting member 106 and the substrate 102 and the glue used for fixing the sensor chip 108 and the supporting member 106, the height of the functional surface of the sensor chip 108 from the substrate 102 is 840 μm, and the height difference between the functional surface of the sensor chip 108 and the side wall of the mesh-like partition 104 is 330 μm, therefore, when the height of the side wall of the mesh-like partition 104 is fixed, the sensor chip 108 with a thinner thickness is selected on the premise that the process conditions and the structural strength are guaranteed, and the height of the supporting member 106 is reduced on the premise that the non-functional surface of the chip 100 is lower than the supporting member 106, the height difference between the functional surface of the sensor chip 108 and the side wall of the mesh partition 104 is increased, and the routing is more convenient.
Further, the distance between the inner wall of the mesh-shaped partition 104 and the side wall of the sensor chip 108 is 600-700 μm, and/or the Brinell hardness of the mesh-shaped partition 104 is greater than or equal to 40N/mm 2 . When the distance between the inner wall of the mesh-shaped spacer 104 and the side wall of the sensor chip 108 is 700 μm, wire bonding between the sensor chip 108 and the conductive bump 1002 on the substrate 102 is easier, but the thickness of the inner wall of the mesh-shaped spacer 104 can only be reduced without changing the width of the chip package device 10, so that when the mesh-shaped spacer 104 is cut, the mesh-shaped spacer 104 is easily broken when the inner wall of the mesh-shaped spacer 104 is too thin, and therefore, the brinell hardness of the mesh-shaped spacer 104 is at least 40N/mm 2 The material of the net-shaped partition board 104 is an alloy made of one or more metals of copper, iron, nickel and tungsten, and the thickness of the inner wall of the net-shaped partition board 104 is inversely proportional to the hardness of the net-shaped partition board 104. As the hardness of the mesh-like spacer 104 is higher, the thickness of the inner wall of the mesh-like spacer 104 can be set thinner, and thus the cutting is not easily broken, and the yield of the chip package device 10 is improved.
In summary, the present application arranges the control chip 100 and the sensor chip 108 in the grid of the mesh partition 104 and electrically connected to the substrate 102, wherein the sensor chip 108 is bridged over the supporting member 106 to improve the stability of the sensor chip 108, the sensor chip 108 is electrically connected to the substrate 102 by wire bonding, when the cover plate 114 is arranged on the mesh partition 104, the pressure on the side of the cover plate 114 close to the substrate 102 and the pressure on the side of the cover plate 114 away from the substrate 102 are kept close to each other until the adhesive 112 is cured, thereby reducing the influence of the pressure in the cavity formed by the cover plate 114, the mesh partition 104 and the substrate 102 on the extrusion of the cover plate 114, reducing the probability of deformation and deviation of the cover plate 114, and improving the yield of the chip package device 10.
The above description is only for the purpose of illustrating embodiments of the present application and is not intended to limit the scope of the present application, and all modifications of equivalent structures and equivalent processes, which are made by the contents of the specification and the drawings of the present application or are directly or indirectly applied to other related technical fields, are also included in the scope of the present application.
Claims (5)
1. A chip packaging method is characterized by comprising the following steps:
the method comprises the following steps of enabling a functional surface of at least one control chip to face a substrate and be electrically connected with the substrate, wherein a reticular partition plate is arranged on the substrate, and one control chip is arranged in one grid of the reticular partition plate;
arranging support pieces on the base plate on two sides of each control chip, wherein the support pieces and the corresponding control chips are positioned in the same grid, and one side, far away from the base plate, of each support piece is higher than a non-functional surface of each control chip;
a sensing chip is arranged on the supporting pieces on two sides of the control chip in a bridging mode, and the functional surface of the sensing chip is electrically connected with the conductive bumps on the substrate in a routing mode;
arranging an adhesive on one side of the reticular clapboard away from the substrate;
disposing a cover sheet on the adhesive;
pressing the cover plate to one side close to the substrate at a first speed, wherein the first speed is inversely proportional to the pressure in a cavity formed by the cover plate, the reticular partition plate and the substrate;
keeping the pressure of the side of the cover plate close to the base plate and the side of the cover plate far away from the base plate close until the adhesive is cured.
2. The method of claim 1, wherein the maintaining the pressure proximity of the cover plate on the side close to the substrate and the side away from the substrate until the adhesive cures comprises:
and utilizing a pressure oven to enable the pressure in a cavity formed by the cover plate, the mesh partition plate and the base plate to be close to the pressure on one side of the cover plate, which is far away from the base plate, so as to reduce the extrusion of the gas in the cavity to the cover plate.
3. The method for packaging a chip according to claim 1, wherein the electrically connecting the functional surface of the sensor chip and the conductive bump on the substrate by wire bonding comprises:
forming solder on the functional surface of the sensing chip;
and moving the conductive bump on the substrate to the solder on the sensing chip by using a cleaver, so that the bonding wire in the cleaver is firstly bonded with the conductive bump and then bonded with the solder.
4. The chip packaging method according to claim 1, wherein the step of electrically connecting the functional surface of the at least one control chip to the substrate comprises:
a plurality of control chips correspond to grids of the mesh partition plate, and one control chip is arranged in each grid; the control chip is deviated to one side of the grid with longer side length;
electrically connecting the control chip with the substrate through a solder ball on the functional surface of the control chip; the height of the solder ball is higher than that of the conductive bump on the substrate.
5. The chip packaging method according to claim 1, wherein the keeping the pressure of the cover plate close to the side of the substrate and close to the side of the cover plate away from the substrate is close until the adhesive is cured, and then, the method comprises:
and cutting each grid serving as a unit corresponding to the position of the grid side wall on the reticular partition plate, and cutting off part of the reticular partition plate and the substrate to obtain the chip packaging device containing the single control chip and the single sensing chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010677203.XA CN111883436B (en) | 2020-07-14 | 2020-07-14 | Chip packaging method and chip packaging device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010677203.XA CN111883436B (en) | 2020-07-14 | 2020-07-14 | Chip packaging method and chip packaging device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111883436A CN111883436A (en) | 2020-11-03 |
| CN111883436B true CN111883436B (en) | 2022-07-26 |
Family
ID=73150817
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010677203.XA Active CN111883436B (en) | 2020-07-14 | 2020-07-14 | Chip packaging method and chip packaging device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111883436B (en) |
Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104124216A (en) * | 2014-07-03 | 2014-10-29 | 天水华天科技股份有限公司 | Substrate chip carrier CSP package and production method thereof |
| CN105470343A (en) * | 2014-09-26 | 2016-04-06 | 德克萨斯仪器股份有限公司 | Optically pumped sensors or references with die-to-package cavities |
| CN105489562A (en) * | 2015-10-18 | 2016-04-13 | 魏赛琦 | Intelligent card core and fabrication method thereof |
| CN105762084A (en) * | 2016-04-29 | 2016-07-13 | 南通富士通微电子股份有限公司 | Packaging method and packaging device for flip chip |
| CN105932017A (en) * | 2016-05-19 | 2016-09-07 | 苏州捷研芯纳米科技有限公司 | Ultrathin 3D-packaged semiconductor device and processing method thereof and semi-finished product in processing method |
| CN106373925A (en) * | 2016-11-30 | 2017-02-01 | 济南市半导体元件实验所 | High-reliability surface mounted diode resistant to impact of heavy currents and preparation method of diode |
| CN107039288A (en) * | 2015-12-18 | 2017-08-11 | 三星电子株式会社 | Semiconductor packages |
| CN109003973A (en) * | 2018-09-19 | 2018-12-14 | 华天科技（西安）有限公司 | A kind of double cushion block photosensor package structures and its packaging method |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7843021B2 (en) * | 2008-02-28 | 2010-11-30 | Shandong Gettop Acoustic Co. Ltd. | Double-side mountable MEMS package |
| US9543282B2 (en) * | 2013-11-18 | 2017-01-10 | Stmicroelectronics Pte Ltd. | Optical sensor package |
| TWI667752B (en) * | 2018-05-18 | 2019-08-01 | 勝麗國際股份有限公司 | Sensor package structure |
-
2020
- 2020-07-14 CN CN202010677203.XA patent/CN111883436B/en active Active
Patent Citations (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104124216A (en) * | 2014-07-03 | 2014-10-29 | 天水华天科技股份有限公司 | Substrate chip carrier CSP package and production method thereof |
| CN105470343A (en) * | 2014-09-26 | 2016-04-06 | 德克萨斯仪器股份有限公司 | Optically pumped sensors or references with die-to-package cavities |
| CN105489562A (en) * | 2015-10-18 | 2016-04-13 | 魏赛琦 | Intelligent card core and fabrication method thereof |
| CN107039288A (en) * | 2015-12-18 | 2017-08-11 | 三星电子株式会社 | Semiconductor packages |
| CN105762084A (en) * | 2016-04-29 | 2016-07-13 | 南通富士通微电子股份有限公司 | Packaging method and packaging device for flip chip |
| CN105932017A (en) * | 2016-05-19 | 2016-09-07 | 苏州捷研芯纳米科技有限公司 | Ultrathin 3D-packaged semiconductor device and processing method thereof and semi-finished product in processing method |
| CN106373925A (en) * | 2016-11-30 | 2017-02-01 | 济南市半导体元件实验所 | High-reliability surface mounted diode resistant to impact of heavy currents and preparation method of diode |
| CN109003973A (en) * | 2018-09-19 | 2018-12-14 | 华天科技（西安）有限公司 | A kind of double cushion block photosensor package structures and its packaging method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111883436A (en) | 2020-11-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5293147B2 (en) | Electronic components | |
| JP2001284516A (en) | Stress reduction for lead frame during plastic sealing | |
| JP2004179253A (en) | Semiconductor device and manufacturing method therefor | |
| JP2012015202A (en) | Semiconductor device, and method of manufacturing the same | |
| US9331041B2 (en) | Semiconductor device and semiconductor device manufacturing method | |
| JP2014072304A (en) | Method of manufacturing semiconductor module and semiconductor module | |
| CN111883436B (en) | Chip packaging method and chip packaging device | |
| JP5708688B2 (en) | Manufacturing method of sensor package | |
| JP4760876B2 (en) | Electronic device and manufacturing method thereof | |
| CN108538728B (en) | Method for manufacturing semiconductor device | |
| JP6008767B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| US10964627B2 (en) | Integrated electronic device having a dissipative package, in particular dual side cooling package | |
| JP2008235859A (en) | Semiconductor device and method of manufacturing the same | |
| TWI459528B (en) | A method of package with clip bonding | |
| KR100782225B1 (en) | Lead frame having recessed diepad and semiconductor package | |
| JP5542853B2 (en) | Semiconductor device and manufacturing method of semiconductor device | |
| JP2000031367A (en) | Semiconductor device and manufacture thereof | |
| JP2011054725A (en) | Semiconductor device and method of manufacturing the same | |
| JP2001177007A (en) | Semiconductor device and manufacturing method thereof | |
| JP5026113B2 (en) | A method for manufacturing a semiconductor device. | |
| CN110828386A (en) | Semiconductor device including recess and method of fabricating the same | |
| JP2011210893A (en) | Semiconductor device and lead frame | |
| JP2004087673A (en) | Resin-sealed type semiconductor device | |
| CN115312411A (en) | Chip packaging method and chip packaging structure | |
| JP2008034602A (en) | Semiconductor device and manufacturing method thereof |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20230118 Address after: Office Area, Free Block, 3rd Floor, Building 11A, Zilang Science and Technology City, No. 60, Chongzhou Avenue, Development Zone, Nantong City, Jiangsu Province, 226000 (No. A07) Patentee after: Tongfu Microelectronics Technology (Nantong) Co.,Ltd. Address before: Room 337, No.42, Guangzhou road, Nantong Development Zone, Jiangsu 226000 Patentee before: Tongfu microelectronics technology research and development branch |
|
| TR01 | Transfer of patent right |