CN111858200A - Throughput control method and device in system test and electronic equipment - Google Patents

Throughput control method and device in system test and electronic equipment Download PDF

Info

Publication number
CN111858200A
CN111858200A CN202010572522.4A CN202010572522A CN111858200A CN 111858200 A CN111858200 A CN 111858200A CN 202010572522 A CN202010572522 A CN 202010572522A CN 111858200 A CN111858200 A CN 111858200A
Authority
CN
China
Prior art keywords
throughput
expected
request sending
length
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010572522.4A
Other languages
Chinese (zh)
Other versions
CN111858200B (en
Inventor
杨建旭
陈伊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yinqing Technology Co ltd
Original Assignee
Yinqing Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yinqing Technology Co ltd filed Critical Yinqing Technology Co ltd
Priority to CN202010572522.4A priority Critical patent/CN111858200B/en
Publication of CN111858200A publication Critical patent/CN111858200A/en
Application granted granted Critical
Publication of CN111858200B publication Critical patent/CN111858200B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

An embodiment of the specification provides a throughput control method, a throughput control device and electronic equipment in system test, wherein the method comprises the following steps: determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit; acquiring the execution duration of the current request sending action; subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action; and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput. The embodiment of the specification can enable the compressor to stably send out a specified amount of requests in a unit time in the system test so as to realize the test of the system at expected throughput.

Description

Throughput control method and device in system test and electronic equipment
Technical Field
The present disclosure relates to the field of computer system testing technologies, and in particular, to a throughput control method and apparatus in system testing, and an electronic device.
Background
In computer system pressure/performance testing, a press (a device for simulating a client) sends a request/message (i.e., a request or a message) to a system to be tested at a certain throughput (Transactions Per Second, TPS). System testing often requires comparing the performance of the same system in different scenarios at the same throughput pressure. For example, before and after the software version of the system is changed, the resource utilization rate (such as CPU utilization rate) of the system is compared under the condition of the same throughput.
However, in the existing system test, it is often difficult for the press to stably issue a specified volume request, thereby making it difficult for the system to test at an expected throughput (i.e., a specified throughput). Thus, it is not beneficial to compare the difference of the resource utilization (e.g. CPU utilization) of the system before and after the software version of the system is changed and under the condition of the same throughput.
Disclosure of Invention
An object of the embodiments of the present specification is to provide a throughput control method and apparatus in system test, and an electronic device, so that a press in system test can stably issue a specified amount of requests in a unit time, so as to implement a test of a system at an expected throughput.
To achieve the above object, in one aspect, an embodiment of the present specification provides a throughput control method in system test, including:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit;
acquiring the execution duration of the current request sending action;
subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput.
In another aspect, an embodiment of the present specification further provides a throughput control apparatus in system test, including:
the first determining module is used for determining an expected step length for executing each request sending action according to the expected throughput of the system and calculating the random time length based on the time slice length and the adjusting parameter of the central processing unit;
the time length obtaining module is used for obtaining the execution time length of the current request sending action;
a second determining module, configured to subtract the sum of the random duration and the execution duration from the expected step size to obtain a suspension time before executing a next request sending action;
And the action execution module is used for executing the next request sending action when the suspension time arrives so as to ensure that the actual throughput of the system in the test process is the same as the expected throughput.
In another aspect, embodiments of the present specification further provide an electronic device, including a memory, a processor, and a computer program stored on the memory, where the computer program when executed by the processor performs the following steps:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit;
acquiring the execution duration of the current request sending action;
subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput.
As can be seen from the above technical solutions provided by the embodiments of the present specification, in the embodiments of the present specification, the suspension duration is not a fixed value any more, but is dynamically calculated according to the expected step length, the random duration calculated based on the time slice length of the central processing unit and the adjustment parameter, and the execution duration of the previous request sending action, and in the calculation process, not only the expected step length and the actual execution duration of the previous request sending action are considered, but also the time delay caused by the process waiting for the CPU in the actual process execution process is considered, and the time delay caused by the process waiting for the CPU is avoided by using the random duration calculated based on the time slice length of the central processing unit and the adjustment parameter. Although the random time length of the process waiting CPU of a single request and the random time length calculated by adopting the time slice length based on the central processing unit and the adjusting parameter are not necessarily the same, the sum of the random time lengths of the process waiting CPU accumulated by a large number of requests is basically consistent with the sum of the random time lengths calculated by adopting the time slice length based on the central processing unit and the adjusting parameter. When the time length of the CPU waiting for the progress of the request is increased, the time length which is used for hedging and calculated by adopting the time slice length and the adjusting parameter based on the CPU is increased so as to reduce the suspension time before the sending action is executed, thereby ensuring that the actual step length between two requests is consistent with the expected step length, and further ensuring that the press can stably send out the specified throughput so as to realize the test of the system under the expected throughput. The embodiment of the specification can be suitable for computer system pressure/performance test under various scenes, and can achieve the expected technical effect; especially under the condition of high throughput, the technical advantages can be more prominent.
Drawings
In order to more clearly illustrate the embodiments of the present specification or the technical solutions in the prior art, the drawings used in the description of the embodiments or the prior art will be briefly described below, it is obvious that the drawings in the following description are only some embodiments described in the specification, and other drawings can be obtained by those skilled in the art without inventive labor. In the drawings:
FIG. 1 is a flow diagram of a method for throughput control in system testing in some embodiments of the present description;
fig. 2 is a flow diagram of a method for throughput control in system testing in accordance with further embodiments of the present disclosure.
FIG. 3 is a schematic diagram of an expected step size, execution time, random time for a process to wait for a CPU, and hang time in an embodiment provided herein;
FIG. 4 is a schematic diagram of a system test under a multi-process, multi-press in some embodiments of the present description;
FIG. 5 is a block diagram of a throughput control device in system testing in some embodiments of the present description;
FIG. 6 is a block diagram of an electronic device in some embodiments of the present description.
Detailed Description
In order to make the technical solutions in the present specification better understood, the technical solutions in the embodiments of the present specification will be clearly and completely described below with reference to the drawings in the embodiments of the present specification, and it is apparent that the described embodiments are only a part of the embodiments of the present specification, but not all of the embodiments. All other embodiments obtained by a person skilled in the art without making creative efforts based on the embodiments in the present specification shall fall within the protection scope of the present specification.
In computer system testing, the same process is typically used to repeatedly execute the same request (e.g., request/message). Accordingly, the press needs to control the step size (i.e. the time difference between the two request initiation time points) when repeatedly performing the request sending action, so as to facilitate the achievement of the expected throughput test. The traditional way to control the step size is to place a sleep command (hereinafter referred to as sleep) between two request sending actions (actions) to suspend waiting. Namely, after the execution of the current action is finished, executing sleep once, and after the execution of sleep is finished, executing the next action again, and so on. Wherein sleep (i.e. hang time) can be set according to the expected throughput. For example, sleep is set to 1 second if the press is required to send one request per second, and 0.5 second if the press is required to send 2 requests per second.
However, the inventors of the present application have studied and found that: when sleep is relatively short, the actual TPS of the system and the expected TPS may be different. For example, setting sleep to 20 milliseconds, it is expected that 50 messages will be sent out per second, but in practice the process will send out less than 50 messages per second. In fact, when sleep is shorter, TPS is more unstable, making it difficult to achieve the expected throughput testing of the system. Because the action operation itself is time consuming (e.g., 10 ms), and this time consumption is not a fixed value, placing a sleep (e.g., 20 ms) command between two actions ultimately does not allow this single process to perform actions at desired steps (e.g., 20 ms), in fact the two actions differ in time by more than one sleep duration. This results in a test that does not achieve the desired throughput.
Furthermore, the inventors of the present application further investigated and found that: in the actual process execution process, the time delay caused by the process waiting for the CPU may cause the actual execution interval between two actions to be larger than the expected interval (i.e. the expected step size), and the time delay caused by the process waiting for the CPU is not considered in the conventional throughput control method.
In view of the above, in order to make the press machine in the system test stably send out the specified quantity request so as to realize the test of the system under the expected throughput, the specification provides a throughput control method in the system test. Referring to fig. 1, in some embodiments of the present description, the throughput control method in system test may include the following steps:
s101, determining an expected step size for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length and the adjusting parameter of the central processing unit.
And S102, acquiring the execution duration of the current request sending action.
S103, subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before the next request sending action is executed.
And S104, executing the next request sending action when the suspension time is up so as to enable the actual throughput of the system in the test process to be the same as the expected throughput.
It can be seen that, in the throughput control method in the system test according to the embodiment of the present specification, the suspension time length is no longer a fixed value, but is dynamically calculated according to the expected step length, the random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and the execution time length of the previous request sending action, and in the calculation process, not only the expected step length and the actual execution time length of the previous request sending action are considered, but also the time delay caused by the process waiting for the CPU in the actual process execution process is considered, and the time delay caused by the process waiting for the CPU is countercurrently considered by using the random time length calculated based on the time slice length of the central processing unit and the adjustment parameter. Although the random time length of the process waiting CPU of a single request and the random time length calculated by adopting the time slice length based on the central processing unit and the adjusting parameter are not necessarily the same, the sum of the random time lengths of the process waiting CPU accumulated by a large number of requests is basically consistent with the sum of the random time lengths calculated by adopting the time slice length based on the central processing unit and the adjusting parameter. When the time length of the CPU waiting for the progress of the request is increased, the time length which is used for hedging and calculated by adopting the time slice length and the adjusting parameter based on the CPU is increased so as to reduce the suspension time before the sending action is executed, thereby ensuring that the actual step length between two requests is consistent with the expected step length, and further ensuring that the press can stably send out the specified throughput so as to realize the test of the system under the expected throughput. The embodiment of the specification can be suitable for computer system pressure/performance test under various scenes, and can achieve the expected technical effect; especially under the condition of high throughput, the technical advantages can be more prominent.
The expected step size is the basis for calculating the hang time. In some embodiments of the present description, the expected step size may be determined by dividing the unit time by the expected throughput. For example, if the expected throughput is 10 requests per second, then in the single process case, the expected step size between two actions is 1000 ms/10 100 ms.
In some embodiments of the present description, the execution duration of the current request sending action is the actual execution duration of the current request sending action. In fact, even if the same request sending action is repeatedly executed by the same process, the execution time length of each request sending action is not completely the same. Therefore, in order to facilitate accurate acquisition of the hang time before the next request sending action is executed, it is necessary to determine the actual execution time length of the current request sending action and subtract the actual execution time length from the hang time (i.e., sleep time). And in order to wait for the random time length of the central processing unit in the conflict request sending process, the random time length calculated based on the time slice length and the adjusting parameter of the central processing unit is subtracted from the suspension time, so that the pressure machine can stably send out the specified throughput in the system test.
In some embodiments of the present description, the random duration calculated based on the time slice length of the central processor and the tuning parameter may be calculated according to the formula t-t0And x a x r. Wherein t is the random time length calculated based on the time slice length and the adjusting parameter of the central processing unit, t0The CPU is the time slice length for the CPU of the designated press. Specifically, for a given model computer, its time slice length may be determined by the operating system's process scheduling algorithm. And is fixed (e.g., a typical time slice is 10 milliseconds). r is a random number greater than 0 and less than or equal to 1, i.e., the random number may be (0, 1)]Any value within the range. a is an adjusting parameter of r, and the time for a process to wait for a CPU is different under the conditions of different models, different process number configurations and different throughputs, so that the random time length t for hedging can be set according to the actual condition.
In some embodiments of the present description, the determining the suspension time before the next request sending action is executed according to the expected step size, the random time length and the execution time length may be according to the formula ts=te-tm-trCalculated. Wherein, t sA hang time (i.e., sleep) before the next request send action is performed; t is teTo the desired step size, tmRandom time for CPU based time slice length and tuning parameter calculationLong, trThe execution duration of the action is sent for the current request. For example, in the exemplary embodiment shown in FIG. 3, Action1 is the current request to send an Action, and Action2 is the next request to send an Action. If Action1 starts to time 1 and ends to time 2, then the execution time of Action1 is: time 2-time 1. Accordingly, according to the above formula ts=te-tm-trThe hang time before the Action2 is sent can be calculated.
It will be appreciated that in embodiments of the present description, the expected step size should be greater than or equal to the sum of the random duration and the execution duration in order to allow a certain time margin for dynamically adjusting sleep.
In other embodiments of the present disclosure, the method for controlling throughput in system test may further include: after all request sending actions of a target task are executed, whether the actual throughput of the target task is the same as the expected throughput is confirmed; when the actual throughput is different from the expected throughput, adjusting the adjusting parameters according to the difference between the actual throughput and the expected throughput so as to enable the actual throughput and the expected throughput of the system in the test process to be the same. For example, in an exemplary scenario, if the target task is to perform 10000 request-to-send actions. Then after 10000 times of request sending actions have been performed, the actual throughput can be calculated from the actual time taken to perform 10000 times of request sending actions for comparison with the expected throughput.
As shown in fig. 2, the adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput may include: when the actual throughput is less than the expected throughput, the adjustment parameter may be increased to increase the actual throughput until the actual throughput equals the expected throughput; when the actual throughput is greater than the expected throughput, the adjustment parameter may be decreased to decrease the actual throughput until the actual throughput equals the expected throughput. The increasing adjustment parameter and the decreasing adjustment parameter can be adjusted according to a preset step. For example, if the step is 0.1, the current adjustment parameter is 1, and the adjustment parameter needs to be decreased, the adjustment parameter becomes 1-0.1 — 0.9 after one adjustment.
In some embodiments of the present disclosure, referring to fig. 2, the method for controlling throughput in system test may further include: determining a first number of request sending processes required for reaching the expected throughput before acquiring the execution duration of the current request sending action; when the number of the request sending processes of the current operation of the press is lower than the first number, the request sending processes can be increased so that the number of the request sending processes of the operation of the press reaches the first number; in this way, a basis can be provided for the press to stably issue a specified quantity request in a unit time. For example, suppose that the actual execution time of action is 30 ms, the time slice length allocated by the CPU for the request sending process is 10 ms, 0< random number < 1, the adjustment parameter is 1, and the expected throughput is 500. According to the expectation that the step size is larger than or equal to the sum of the random time length and the execution time length, namely the minimum step size is larger than the sum of the random time length calculated on the basis of the time slice length of the central processing unit and the adjusting parameter and the execution time length at any time. The maximum achievable throughput of a single process under this condition is 1000 ms/(30 +10 × 1 × 1) ms 1000/(30+10) × 25 per unit time/minimum step, and the expected throughput is 500, which requires setting 500/25 to 20.
In some embodiments of the present disclosure, referring to fig. 2, the method for controlling throughput in system test may further include: when the upper limit of the request sending process operation of the press machine is lower than the first number, increasing the press machine so that the number of the request sending processes of the press machine cluster operation reaches the first number; in this way, a basis can be provided for the press cluster to stably issue a specified quantity request per unit time. Continuing with the above example that the maximum achievable throughput of a single process is 25 and the required process number is 20, if the processing capacity of the single press can only support 4 processes to send requests/messages at full speed (i.e. the upper limit of the request sending process of the single press is 4), the number of presses that need to be configured is 20/4-5, and if only one press is originally configured, 5 presses need to be added. In some scenarios, system testing often requires multiple presses (each with multiple passes), such as shown in fig. 4. In fig. 4, the master controller may be an execution subject of the throughput control method in the system test.
Corresponding to the throughput control method in the system test, the specification also provides a throughput control device in the system test. Referring to fig. 5, in some embodiments of the present disclosure, the throughput control apparatus in system test may include:
A first determining module 51, configured to determine an expected step size for executing each request sending action according to an expected throughput of the system, and calculate a random time length based on the time slice length of the central processing unit and the adjustment parameter;
a duration obtaining module 52, configured to obtain an execution duration of the current request sending action;
a second determining module 53, configured to subtract the sum of the random duration and the execution duration from the expected step size to obtain a suspension time before executing the next request sending action;
and an action execution module 54, configured to execute the next request sending action when the hang time is reached, so that the actual throughput of the system during the test is the same as the expected throughput.
In the throughput control apparatus in the system test according to some embodiments of the present specification, the random duration is according to the formula t ═ t0Determining multiplied by r; wherein t is the random time length calculated based on the time slice length and the adjusting parameter of the central processing unit, t0R is a random number which is greater than 0 and less than or equal to 1 and is the time slice length of a central processing unit of a designated press; a is the adjustment parameter of r.
In some embodiments of the present description, the throughput control apparatus in system test may further include:
The coefficient control module is used for confirming whether the actual throughput of the target task is the same as the expected throughput after all the request sending actions of the target task are executed; when the actual throughput is different from the expected throughput, adjusting the adjusting parameter according to the difference between the actual throughput and the expected throughput so as to enable the actual throughput of the system in the test process to be the same as the expected throughput.
In the throughput control apparatus in system testing of some embodiments of the present specification, the adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput may include:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
decreasing the adjustment parameter when the actual throughput is greater than the expected throughput.
In the throughput control apparatus in the system test of some embodiments of the present specification, the expected step size should be greater than or equal to a sum of the random time period and the execution time period.
In some embodiments of the present description, the throughput control apparatus in system test may further include:
The process control module is used for determining a first number of request sending processes required for reaching the expected throughput before acquiring the execution duration of the current request sending action; and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending process so as to enable the number of the request sending processes of the operation of the press to reach the first number.
In the throughput control apparatus in the system test of some embodiments of the present description, the process control module may be further configured to: and when the operation upper limit of the request sending process of the press is lower than the first number, increasing the presses so that the number of the request sending processes of the press cluster operation reaches the first number.
For convenience of description, the above devices are described as being divided into various units by function, and are described separately. Of course, the functions of the various elements may be implemented in the same one or more software and/or hardware implementations of the present description.
Corresponding to the throughput control method in the system test, the specification also provides electronic equipment. Referring to fig. 6, in some embodiments of the present description, the electronic device includes a memory, a processor, and a computer program stored on the memory, the computer program when executed by the processor performs the steps of:
Determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit;
acquiring the execution duration of the current request sending action;
subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput.
While the process flows described above include operations that occur in a particular order, it should be appreciated that the processes may include more or less operations that are performed sequentially or in parallel (e.g., using parallel processors or a multi-threaded environment).
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems), and computer program products according to embodiments of the specification. It will be understood that each flow and/or block of the flow diagrams and/or block diagrams, and combinations of flows and/or blocks in the flow diagrams and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In a typical configuration, a computing device includes one or more processors (CPUs), input/output interfaces, network interfaces, and memory.
The memory may include forms of volatile memory in a computer readable medium, Random Access Memory (RAM) and/or non-volatile memory, such as Read Only Memory (ROM) or flash memory (flash RAM). Memory is an example of a computer-readable medium.
Computer-readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of computer storage media include, but are not limited to, phase change memory (PRAM), Static Random Access Memory (SRAM), Dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), Read Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), Digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium that can be used to store information that can be accessed by a computing device. As defined herein, a computer readable medium does not include a transitory computer readable medium such as a modulated data signal and a carrier wave.
As will be appreciated by one skilled in the art, embodiments of the present description may be provided as a method, system, or computer program product. Accordingly, embodiments of the present description may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, embodiments of the present description may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
Embodiments of the present description may be described in the general context of computer-executable instructions, such as program modules, being executed by a computer. Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types. The described embodiments may also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network. In a distributed computing environment, program modules may be located in both local and remote computer storage media including memory storage devices.
The embodiments in the present specification are described in a progressive manner, and the same and similar parts among the embodiments are referred to each other, and each embodiment focuses on the differences from the other embodiments. In particular, for system embodiments, because they are substantially similar to process embodiments, the description is relatively simple, and reference may be made to some descriptions of process embodiments for related points. In the description of the specification, reference to the description of the term "one embodiment", "some embodiments", "an example", "a specific example", or "some examples", etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the embodiments of the specification. In this specification, the schematic representations of the terms used above do not necessarily refer to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, the various embodiments or examples and features of the various embodiments or examples described in this specification can be combined and combined by those skilled in the art without contradiction.
The above description is only an embodiment of the present application and is not intended to limit the present application. Various modifications and changes may occur to those skilled in the art. Any modification, equivalent replacement, improvement, etc. made within the spirit and principle of the present application should be included in the scope of the claims of the present application.

Claims (15)

1. A method for controlling throughput in system test is characterized by comprising the following steps:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit;
acquiring the execution duration of the current request sending action;
subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput.
2. The method of throughput control in system test of claim 1, wherein said random duration is according to the formula t-t0Determining multiplied by r; wherein t is the random time length calculated based on the time slice length and the adjusting parameter of the central processing unit, t 0R is a random number which is greater than 0 and less than or equal to 1 and is the time slice length of a central processing unit of a designated press; a is the adjustment parameter of r.
3. The method of throughput control in system testing of claim 2, further comprising:
after all request sending actions of a target task are executed, whether the actual throughput of the target task is the same as the expected throughput is confirmed;
when the actual throughput is different from the expected throughput, adjusting the adjusting parameter according to the difference between the actual throughput and the expected throughput so as to enable the actual throughput of the system in the test process to be the same as the expected throughput.
4. The method of throughput control in system testing of claim 3, wherein said adjusting said scaling parameters based on a difference between said actual throughput and said expected throughput comprises:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
decreasing the adjustment parameter when the actual throughput is greater than the expected throughput.
5. The method of throughput control in system testing of claim 1, wherein said expected step size is greater than or equal to a sum of said random duration and said execution duration.
6. The method of throughput control in system testing of claim 1, further comprising:
determining a first number of request sending processes required for reaching the expected throughput before acquiring the execution duration of the current request sending action;
and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending process so as to enable the number of the request sending processes of the operation of the press to reach the first number.
7. The method of throughput control in system testing of claim 6, further comprising:
and when the operation upper limit of the request sending process of the press is lower than the first number, increasing the presses so that the number of the request sending processes of the press cluster operation reaches the first number.
8. A throughput control apparatus in a system test, comprising:
the first determining module is used for determining an expected step length for executing each request sending action according to the expected throughput of the system and calculating the random time length based on the time slice length and the adjusting parameter of the central processing unit;
the time length obtaining module is used for obtaining the execution time length of the current request sending action;
A second determining module, configured to subtract the sum of the random duration and the execution duration from the expected step size to obtain a suspension time before executing a next request sending action;
and the action execution module is used for executing the next request sending action when the suspension time arrives so as to ensure that the actual throughput of the system in the test process is the same as the expected throughput.
9. The throughput control apparatus in system test of claim 8, wherein said random duration is according to the formula t-t0Determining multiplied by r; wherein t is the random time length calculated based on the time slice length and the adjusting parameter of the central processing unit, t0R is a random number which is greater than 0 and less than or equal to 1 and is the time slice length of a central processing unit of a designated press; a is the adjustment parameter of r.
10. The apparatus for controlling throughput in a system test of claim 9, further comprising:
the coefficient control module is used for confirming whether the actual throughput of the target task is the same as the expected throughput after all the request sending actions of the target task are executed; when the actual throughput is different from the expected throughput, adjusting the adjusting parameter according to the difference between the actual throughput and the expected throughput so as to enable the actual throughput of the system in the test process to be the same as the expected throughput.
11. The throughput control apparatus in system test of claim 10, wherein said adjusting the tuning parameter based on the difference between the actual throughput and the expected throughput comprises:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
decreasing the adjustment parameter when the actual throughput is greater than the expected throughput.
12. The apparatus for throughput control in system testing of claim 8, wherein said expected step size is greater than or equal to a sum of said random duration and said execution duration.
13. The apparatus for controlling throughput in a system test of claim 8, further comprising:
the process control module is used for determining a first number of request sending processes required for reaching the expected throughput before acquiring the execution duration of the current request sending action; and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending process so as to enable the number of the request sending processes of the operation of the press to reach the first number.
14. The throughput control apparatus in system test of claim 13, wherein the process control module is further configured to:
And when the operation upper limit of the request sending process of the press is lower than the first number, increasing the presses so that the number of the request sending processes of the press cluster operation reaches the first number.
15. An electronic device comprising a memory, a processor, and a computer program stored on the memory, wherein the computer program when executed by the processor performs the steps of:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating random time length based on the time slice length and the adjusting parameter of the central processing unit;
acquiring the execution duration of the current request sending action;
subtracting the sum of the random duration and the execution duration from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time is up so that the actual throughput of the system in the test process is the same as the expected throughput.
CN202010572522.4A 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment Active CN111858200B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010572522.4A CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010572522.4A CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Publications (2)

Publication Number Publication Date
CN111858200A true CN111858200A (en) 2020-10-30
CN111858200B CN111858200B (en) 2023-10-20

Family

ID=72987050

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010572522.4A Active CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Country Status (1)

Country Link
CN (1) CN111858200B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113419972A (en) * 2021-08-25 2021-09-21 成方金融科技有限公司 Throughput control method, device, equipment and storage medium
CN117082556A (en) * 2023-08-22 2023-11-17 深圳市中承科技有限公司 Throughput test method, detection device and system of wireless communication device
WO2024041018A1 (en) * 2022-08-23 2024-02-29 京东科技控股股份有限公司 Method and apparatus for adjusting response duration of stress test system, and device and medium

Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101446910A (en) * 2008-12-08 2009-06-03 哈尔滨工程大学 AEDF task scheduling method based on SMP
CN101887384A (en) * 2010-06-30 2010-11-17 中山大学 Markov model-based process timeslice length determining method
US20120317069A1 (en) * 2010-02-23 2012-12-13 Nec Corporation Throughput sustaining support system, device, method, and program
JP2013200668A (en) * 2012-03-23 2013-10-03 Ntt Data Corp Performance control method, and system and program thereof
CN103379041A (en) * 2012-04-28 2013-10-30 国际商业机器公司 System detection method and device and flow control method and device
CN104067216A (en) * 2011-06-27 2014-09-24 亚马逊科技公司 System and method for implementing a scalable data storage service
CN104620526A (en) * 2012-09-13 2015-05-13 高通股份有限公司 Dynamic sounding control in WIFI
US20150178015A1 (en) * 2013-12-19 2015-06-25 International Business Machines Corporation Dynamic feedback-based throughput control for black-box storage systems
CN105224432A (en) * 2015-11-11 2016-01-06 中国建设银行股份有限公司 A kind of performance test method for parameter configuration, device, pressing machine and system
CN105792378A (en) * 2016-04-19 2016-07-20 重庆电子工程职业学院 Virtual resource multi-target mapping method based on wireless heterogeneous network
CN106649057A (en) * 2015-10-28 2017-05-10 北京国双科技有限公司 Method and device for testing server pressure
CN106776300A (en) * 2016-12-01 2017-05-31 北京驰波信息工程有限公司 The pressure testing system and method for a kind of intermediate system
US20170364281A1 (en) * 2016-06-21 2017-12-21 EMC IP Holding Company LLC Method and apparatus for adjusting throughput of storage device
CN108052460A (en) * 2017-12-08 2018-05-18 安徽雷威智能科技有限公司 Dram mapped file read method in ground checkout equipment embedded software
US20180293185A1 (en) * 2017-04-07 2018-10-11 Balaji Vembu Apparatus and method for dynamic provisioning, quality of service, and scheduling
CN108829802A (en) * 2018-06-06 2018-11-16 中国人民银行清算总中心 It is associated with log back method and device
CN109391680A (en) * 2018-08-31 2019-02-26 阿里巴巴集团控股有限公司 A kind of timed task data processing method, apparatus and system
CN109542746A (en) * 2018-11-23 2019-03-29 北京车和家信息技术有限公司 Method for testing pressure, system and server stress test macro

Patent Citations (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101446910A (en) * 2008-12-08 2009-06-03 哈尔滨工程大学 AEDF task scheduling method based on SMP
US20120317069A1 (en) * 2010-02-23 2012-12-13 Nec Corporation Throughput sustaining support system, device, method, and program
CN101887384A (en) * 2010-06-30 2010-11-17 中山大学 Markov model-based process timeslice length determining method
CN104067216A (en) * 2011-06-27 2014-09-24 亚马逊科技公司 System and method for implementing a scalable data storage service
JP2013200668A (en) * 2012-03-23 2013-10-03 Ntt Data Corp Performance control method, and system and program thereof
CN103379041A (en) * 2012-04-28 2013-10-30 国际商业机器公司 System detection method and device and flow control method and device
CN104620526A (en) * 2012-09-13 2015-05-13 高通股份有限公司 Dynamic sounding control in WIFI
US20150178015A1 (en) * 2013-12-19 2015-06-25 International Business Machines Corporation Dynamic feedback-based throughput control for black-box storage systems
CN106649057A (en) * 2015-10-28 2017-05-10 北京国双科技有限公司 Method and device for testing server pressure
CN105224432A (en) * 2015-11-11 2016-01-06 中国建设银行股份有限公司 A kind of performance test method for parameter configuration, device, pressing machine and system
CN105792378A (en) * 2016-04-19 2016-07-20 重庆电子工程职业学院 Virtual resource multi-target mapping method based on wireless heterogeneous network
US20170364281A1 (en) * 2016-06-21 2017-12-21 EMC IP Holding Company LLC Method and apparatus for adjusting throughput of storage device
CN106776300A (en) * 2016-12-01 2017-05-31 北京驰波信息工程有限公司 The pressure testing system and method for a kind of intermediate system
US20180293185A1 (en) * 2017-04-07 2018-10-11 Balaji Vembu Apparatus and method for dynamic provisioning, quality of service, and scheduling
CN108052460A (en) * 2017-12-08 2018-05-18 安徽雷威智能科技有限公司 Dram mapped file read method in ground checkout equipment embedded software
CN108829802A (en) * 2018-06-06 2018-11-16 中国人民银行清算总中心 It is associated with log back method and device
CN109391680A (en) * 2018-08-31 2019-02-26 阿里巴巴集团控股有限公司 A kind of timed task data processing method, apparatus and system
CN109542746A (en) * 2018-11-23 2019-03-29 北京车和家信息技术有限公司 Method for testing pressure, system and server stress test macro

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
孙荣创: "基于PLC可编程序控制器的...数差压铸造电气控制系统设计", 《环境技术》 *
杨建旭: "银行业金融机构计算资源虚拟化下的性能优化探讨", 《中国金融电脑》 *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113419972A (en) * 2021-08-25 2021-09-21 成方金融科技有限公司 Throughput control method, device, equipment and storage medium
WO2024041018A1 (en) * 2022-08-23 2024-02-29 京东科技控股股份有限公司 Method and apparatus for adjusting response duration of stress test system, and device and medium
CN117082556A (en) * 2023-08-22 2023-11-17 深圳市中承科技有限公司 Throughput test method, detection device and system of wireless communication device
CN117082556B (en) * 2023-08-22 2024-05-03 深圳市中承科技有限公司 Throughput test method, detection device and system of wireless communication device

Also Published As

Publication number Publication date
CN111858200B (en) 2023-10-20

Similar Documents

Publication Publication Date Title
CN111858200B (en) Throughput control method and device in system test and electronic equipment
CN106933534B (en) Data synchronization method and device
US20200342322A1 (en) Method and device for training data, storage medium, and electronic device
CN107483351B (en) Current limiting method and device
CN110289994B (en) Cluster capacity adjusting method and device
CN113010260A (en) Elastic expansion method and system for container quantity
CN110795284B (en) Data recovery method, device and equipment and readable storage medium
CN111625443B (en) Pressure testing method, device, equipment and storage medium
WO2021253851A1 (en) Cluster distributed resource scheduling method, apparatus and device, and storage medium
CN110275681A (en) A kind of date storage method and data-storage system
WO2017162028A1 (en) Method and device for simulating on-line pressure test
CN110413393B (en) Cluster resource management method and device, computer cluster and readable storage medium
CN111382031A (en) Test method and device
CN109032779B (en) Task processing method and device, computer equipment and readable storage medium
CN112559176B (en) Instruction processing method and device
CN113867923B (en) Method and device for migrating container application across CPU (Central processing Unit) architecture
CN113032098B (en) Virtual machine scheduling method, device, equipment and readable storage medium
CN106921593B (en) Method and device for data transmission and limiting bandwidth occupation of transmission process
CN115048186A (en) Method and device for processing expansion and contraction of service container, storage medium and electronic equipment
CN111176814B (en) Task execution method and related device
TW201506636A (en) Method and system for managing servers for signing
CN108270744B (en) Media data access method and device
CN110928673A (en) Task allocation method and device
CN111274576B (en) Control method, system, equipment and medium for intelligent contract operating environment
CN112433670B (en) Migration task scheduling method for decentralized architecture storage system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant