CN111858200B - Throughput control method and device in system test and electronic equipment - Google Patents

Throughput control method and device in system test and electronic equipment Download PDF

Info

Publication number
CN111858200B
CN111858200B CN202010572522.4A CN202010572522A CN111858200B CN 111858200 B CN111858200 B CN 111858200B CN 202010572522 A CN202010572522 A CN 202010572522A CN 111858200 B CN111858200 B CN 111858200B
Authority
CN
China
Prior art keywords
throughput
expected
request sending
length
time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010572522.4A
Other languages
Chinese (zh)
Other versions
CN111858200A (en
Inventor
杨建旭
陈伊
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yinqing Technology Co ltd
Original Assignee
Yinqing Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yinqing Technology Co ltd filed Critical Yinqing Technology Co ltd
Priority to CN202010572522.4A priority Critical patent/CN111858200B/en
Publication of CN111858200A publication Critical patent/CN111858200A/en
Application granted granted Critical
Publication of CN111858200B publication Critical patent/CN111858200B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2273Test methods
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26Functional testing

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Tests Of Electronic Circuits (AREA)

Abstract

The embodiment of the specification provides a throughput control method and device in system test and electronic equipment, wherein the method comprises the following steps: determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters; acquiring the execution time length of the current request sending action; subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action; and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput. The embodiment of the specification can enable the press machine in the system test to stably send out a specified amount of requests in unit time so as to realize the test of the system under expected throughput.

Description

Throughput control method and device in system test and electronic equipment
Technical Field
The present disclosure relates to the field of computer system testing technologies, and in particular, to a throughput control method and apparatus in system testing, and an electronic device.
Background
In computer system pressure/performance testing, a press (a device for emulating a client) sends requests/messages (i.e., requests or messages) to a system under test at a certain throughput (Transactions Per Second, TPS for short). System testing often requires comparing the performance of the same system under different scenarios at the same throughput pressure. For example, before and after a software version of the system is changed, the difference in the resource utilization (e.g., CPU utilization) of the system is compared under the same throughput.
However, in existing system testing, it is often difficult for the press to stably issue a specified amount of requests, thereby making it difficult for the system to test at an expected throughput (i.e., a specified throughput). Thus, it is disadvantageous to compare the difference of the resource utilization (such as CPU utilization) of the system with the same throughput before and after the software version of the system is changed.
Disclosure of Invention
The embodiment of the specification aims to provide a throughput control method, a throughput control device and electronic equipment in system testing, so that a press machine in the system testing can stably send out a specified amount of requests in unit time, and the system can be tested under expected throughput.
To achieve the above object, in one aspect, an embodiment of the present specification provides a throughput control method in a system test, including:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters;
acquiring the execution time length of the current request sending action;
subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
In another aspect, embodiments of the present disclosure further provide a throughput control apparatus in a system test, including:
the first determining module is used for determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameter;
the time length acquisition module is used for acquiring the execution time length of the current request sending action;
a second determining module, configured to subtract the sum of the random time length and the execution time length from the expected step length to obtain a suspension time before executing the next request sending action;
and the action execution module is used for executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
In another aspect, the present specification embodiment also provides an electronic device including a memory, a processor, and a computer program stored on the memory, which when executed by the processor performs the steps of:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters;
acquiring the execution time length of the current request sending action;
subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
As can be seen from the technical solutions provided in the embodiments of the present disclosure, the suspension duration is not a fixed value, but is dynamically calculated according to the expected step size, the random duration calculated based on the time slice length and the adjustment parameter of the central processing unit, and the execution duration of the previous request sending action, and in the calculation process, not only the expected step size and the actual execution duration of the previous request sending action, but also the time delay caused by waiting for the CPU by the process during the execution of the actual process are considered, and the time delay caused by waiting for the CPU by the flushing process is adopted for the random duration calculated based on the time slice length and the adjustment parameter of the central processing unit. Although the random time length of the process waiting for the CPU, which is specific to the single request, and the random time length calculated by the time slice length and the adjustment parameter based on the central processing unit are not necessarily the same, the sum of the random time lengths of the processes waiting for the CPU, which are accumulated by a large number of requests, is basically consistent with the sum of the random time lengths calculated by the time slice length and the adjustment parameter based on the central processing unit. When the duration of waiting for CPU by the requested process is increased, the duration calculated by the time slice length based on the CPU and the adjustment parameter is increased for hedging so as to reduce the suspension time before the sending action is executed, thereby ensuring that the actual step length between the two requests is consistent with the expected step length, and enabling the press to stably send out the designated throughput so as to realize the test of the system under the expected throughput. The embodiment of the specification can be suitable for the pressure/performance test of the computer system in various scenes and can achieve the expected technical effect; particularly in the case of high throughput, the technical advantages are more pronounced.
Drawings
In order to more clearly illustrate the embodiments of the present description or the technical solutions in the prior art, the drawings that are required for the description of the embodiments or the prior art will be briefly described below, it being obvious that the drawings in the following description are only some of the embodiments described in the present description, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art. In the drawings:
FIG. 1 is a flow chart of a method of throughput control in system testing in some embodiments of the present description;
fig. 2 is a flow chart of a throughput control method in system testing in further embodiments of the present description.
FIG. 3 is a schematic diagram of expected step sizes, execution times, random times for processes waiting for a CPU, and hang times in an embodiment provided herein;
FIG. 4 is a schematic diagram of a system test under a multi-stage, multi-press in some embodiments of the present disclosure;
FIG. 5 is a block diagram of a throughput control apparatus in system testing in some embodiments of the present description;
fig. 6 is a block diagram of an electronic device in some embodiments of the present description.
Detailed Description
In order that those skilled in the art will better understand the technical solutions in this specification, a clear and complete description of the technical solutions in this specification embodiment will be provided below with reference to the drawings in this specification embodiment, and it is apparent that the described embodiment is only a part of the embodiments of this specification, not all the embodiments. All other embodiments, which can be made by one of ordinary skill in the art without undue burden from the present disclosure, are intended to be within the scope of the present disclosure.
In computer system testing, the same request (e.g., request/message) is typically repeatedly performed using the same process. Accordingly, the press needs to control the step size (i.e., the time difference between two request initiation time points) when repeatedly performing the request sending actions, in order to facilitate the implementation of the expected throughput test. The conventional control step size is to place a sleep command (hereinafter referred to as sleep) between two request transmission actions (actions) to suspend waiting. That is, after the current action is executed, sleep is executed once, and after sleep execution is completed, next action is executed again, and the iteration is repeated. Where sleep (i.e., hang time) may be set according to expected throughput. For example, if one request per second is required to be sent by the press, sleep is set to 1 second, and if 2 requests per second are required to be sent by the press, sleep is set to 0.5 second.
However, the inventors of the present application studied to find that: when sleep is relatively short, the actual TPS and the expected TPS of the system will be different. For example, setting sleep to 20 milliseconds expects 50 messages per second, but in practice the number of messages sent per second by the process will be less than 50. In fact, TPS is less stable when sleep is shorter, making it difficult to achieve expected throughput testing of the system. Because the action operation itself is time consuming (e.g., 10 ms) and this time consumption is not a fixed value, placing a sleep command between two actions, e.g., 20 ms, ultimately does not enable this single process implementation to perform an action every desired step (e.g., 20 ms), in fact the two actions are separated by more than one sleep period. This results in a test that does not achieve the expected throughput.
Furthermore, the inventors of the present application have further studied and found that: in the actual process execution process, the time delay caused by the process waiting for the CPU may cause the actual execution interval between two actions to be larger than the expected interval (i.e., the expected step size), and the time delay caused by the process waiting for the CPU is not considered in the conventional throughput control method.
In view of this, the present specification provides a throughput control method in a system test in order that a press in the system test can stably issue a specified amount of requests in order to realize the test of the system at an expected throughput. Referring to fig. 1, in some embodiments of the present description, the throughput control method in the system test may include the steps of:
s101, determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating the random time length based on the time slice length of the central processing unit and the adjustment parameters.
S102, acquiring the execution time length of the current request sending action.
S103, subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action.
And S104, executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
It can be seen that, in the throughput control method in the system test according to the embodiment of the present disclosure, the suspension duration is not a fixed value, but is dynamically calculated according to the expected step size, the random duration calculated based on the time slice length and the adjustment parameter of the central processing unit, and the execution duration of the previous request transmission action, and in the calculation process, not only the expected step size and the actual execution duration of the previous request transmission action, but also the time delay caused by waiting for the CPU by the process during the execution of the actual process are considered, and the time delay caused by waiting for the CPU by the flushing process is adopted for the random duration calculated based on the time slice length and the adjustment parameter of the central processing unit. Although the random time length of the process waiting for the CPU, which is specific to the single request, and the random time length calculated by the time slice length and the adjustment parameter based on the central processing unit are not necessarily the same, the sum of the random time lengths of the processes waiting for the CPU, which are accumulated by a large number of requests, is basically consistent with the sum of the random time lengths calculated by the time slice length and the adjustment parameter based on the central processing unit. When the duration of waiting for CPU by the requested process is increased, the duration calculated by the time slice length based on the CPU and the adjustment parameter is increased for hedging so as to reduce the suspension time before the sending action is executed, thereby ensuring that the actual step length between the two requests is consistent with the expected step length, and enabling the press to stably send out the designated throughput so as to realize the test of the system under the expected throughput. The embodiment of the specification can be suitable for the pressure/performance test of the computer system in various scenes and can achieve the expected technical effect; particularly in the case of high throughput, the technical advantages are more pronounced.
The expected step size is the basis for calculating the suspension time. In some embodiments of the present description, the expected step size may be determined by dividing the unit time by the expected throughput. For example, if the expected throughput is 10 requests per second, then in a single process case the expected step size between two actions = 1000 ms/10 = 100 ms.
In some embodiments of the present disclosure, the execution duration of the current request-to-send action is the actual execution duration of the current request-to-send action. In fact, even if the same request transmission action is repeatedly executed by the same process, the execution time period of each request transmission action is not exactly the same. Therefore, in order to facilitate accurate acquisition of the suspension time before the next request-to-send action is performed, it is necessary to determine the actual execution duration of the current request-to-send action and subtract the actual execution duration from the suspension time (i.e., sleep time). In addition, in order to make the opposite-flushing request sending process wait for the random time length of the central processing unit, the random time length calculated based on the time slice length of the central processing unit and the adjusting parameter is subtracted from the suspension time, so that the specified throughput can be stably sent out by the press in the system test.
In some embodiments of the present description, the random duration calculated based on the time slice length of the central processor and the adjustment parameters may be according to the formula t=t 0 X a x r. Wherein t is a random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and t 0 The CPU is the length of the time slice for the central processing unit of the specified press. Specifically, for a given model of computer, its one time slice length may be determined by the operating system's process scheduling algorithm. And is fixed (e.g., a typical time slice is 10 milliseconds). r is a random number greater than 0 and less than or equal to 1, i.e., the random number may be (0, 1)]Any value within the range. a is an adjustment parameter of r, and under the conditions of different machine types, different process number configurations and different throughput, the time of a process waiting for a CPU is different, so that the adjustment parameter can be set according to actual conditions by using the random time length t for hedging.
In some embodiments of the present specification, the determining the suspension time before performing the next request-to-send action according to the expected step size, the random time length, and the execution time length may be according to the formula t s =t e -t m -t r Calculated. Wherein t is s The suspension time (i.e., sleep) before the next request to send action is performed; t is t e T is the expected step size m For a random duration calculated based on the time slice length of the CPU and the adjustment parameters, t r The execution duration of the action is sent for the current request. For example, in the exemplary embodiment shown in FIG. 3, action1 is the current request-to-send Action, and Action2 is the next request-to-send Action. The execution start time of the Action1 is timing 1, the execution end time is timing 2, and the execution time of the Action1 is: timing 2-timing 1. Accordingly, according to the above formula t s =t e -t m -t r The suspension time before the Action2 send Action is performed can be calculated.
It will be appreciated that in embodiments of the present description, the expected step size should be greater than or equal to the sum of the random time period and the execution time period in order to allow a certain time margin for dynamic adjustment of sleep.
In other embodiments of the present disclosure, the throughput control method in a system test may further include: after all request sending actions of the target task are executed, confirming whether the actual throughput of the target task is the same as the expected throughput; when the actual throughput is different from the expected throughput, adjusting the adjustment parameters according to the difference between the actual throughput and the expected throughput so as to make the actual throughput of the system in the test process identical to the expected throughput. For example, in an exemplary scenario, if the target task is to perform 10000 request-to-send actions. Then after 10000 request transmission actions have been performed, the actual throughput can be calculated from the actual time taken to perform 10000 request transmission actions, so as to compare with the expected throughput.
As shown in connection with fig. 2, the adjusting the adjustment parameters according to the difference between the actual throughput and the expected throughput may include: when the actual throughput is less than the expected throughput, the adjustment parameter may be increased to increase the actual throughput until the actual throughput is equal to the expected throughput; when the actual throughput is greater than the expected throughput, the adjustment parameter may be reduced to reduce the actual throughput until the actual throughput is equal to the expected throughput. The increasing adjustment parameter and the decreasing adjustment parameter can be adjusted according to preset steps. For example, if the step is 0.1, the current adjustment parameter is 1, and the adjustment parameter needs to be reduced, the adjustment parameter becomes 1-0.1=0.9 after one adjustment is performed.
As shown in connection with fig. 2, in some embodiments of the present description, the throughput control method in the system test may further include: before acquiring the execution time length of the current request sending action, determining a first number of request sending processes required for reaching the expected throughput; when the number of the request sending processes of the current operation of the press is lower than the first number, the request sending processes can be increased, so that the number of the request sending processes of the operation of the press reaches the first number; thus, a basis can be provided for the press to stably issue a specified quantity request per unit time. For example, assuming that the actual execution time of action is 30 ms, the length of a time slice allocated by the CPU to the request transmission process=10 ms, 0< random number < =1, adjustment parameter=1, expected throughput=500. The expected step length is larger than or equal to the sum of the random time length and the execution time length, namely the minimum step length is larger than the sum of the random time length and the execution time length calculated by the CPU based on the time slice length and the adjustment parameters at any time. The maximum achievable throughput of a single process under this condition is unit time/minimum step=1000 ms/(30+10×1×1) ms=1000/(30+10) =25, whereas the expected throughput=500, the number of processes to be set=500/25=20.
As shown in connection with fig. 2, in some embodiments of the present description, the throughput control method in the system test may further include: when the upper limit of the operation of the request sending processes of the press is lower than the first quantity, increasing the press so that the number of the request sending processes of the press cluster operation reaches the first quantity; in this way, a basis can be provided for the press cluster to stably issue a specified quantity of requests per unit time. Continuing with the above-mentioned maximum achievable throughput for a single process being 25, the number of required processes being 20, if the processing capacity of a single press can only support 4 processes to send requests/messages at full speed (i.e. the upper limit of the request sending process of a single press is 4), the number of presses to be configured=20/4=5, and if only one press is originally configured, the number of presses to be configured needs to be increased to 5. In some scenarios, system testing often requires the provision of multiple presses (multiple processes per press), such as shown in fig. 4. In fig. 4, the host may be an execution subject of the throughput control method in the system test described above.
Corresponding to the throughput control method in the system test, the specification also provides a throughput control device in the system test. Referring to fig. 5, in some embodiments of the present description, the throughput control apparatus in the system test may include:
a first determining module 51, configured to determine an expected step size for performing each request sending action according to an expected throughput of the system, and calculate a random duration based on a time slice length of the central processing unit and an adjustment parameter;
the duration obtaining module 52 may be configured to obtain an execution duration of the current request sending action;
a second determining module 53, configured to subtract the sum of the random time length and the execution time length from the expected step length to obtain a suspension time before executing the next request sending action;
an action execution module 54 may be configured to execute the next request-to-send action when the suspension time arrives so that the actual throughput of the system during testing is the same as the expected throughput.
In the throughput control apparatus in the system test of some embodiments of the present specification, the random time period is according to the formula t=t 0 X a x r; wherein t is a random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and t 0 For the time slice length of the CPU of the appointed press, r is a random number which is more than 0 and less than or equal to 1; a is the adjustment parameter of r.
In some embodiments of the present specification, the throughput control apparatus in the system test may further include:
the coefficient control module is used for confirming whether the actual throughput of the target task is the same as the expected throughput after all the request sending actions of the target task are executed; and when the actual throughput is different from the expected throughput, adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput so that the actual throughput of the system in the test process is the same as the expected throughput.
In the throughput control apparatus in the system test of some embodiments of the present specification, the adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput may include:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
the adjustment parameter is reduced when the actual throughput is greater than the expected throughput.
In the throughput control apparatus in the system test of some embodiments of the present specification, the expected step length should be greater than or equal to a sum of the random time period and the execution time period.
In some embodiments of the present specification, the throughput control apparatus in the system test may further include:
the process control module is used for determining a first number of request transmission processes required for reaching the expected throughput before acquiring the execution duration of the current request transmission action; and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending processes so that the number of the request sending processes of the operation of the press reaches the first number.
In the throughput control apparatus in system testing of some embodiments of the present specification, the process control module may further be configured to: and when the upper limit of the operation of the request sending processes of the press is lower than the first quantity, increasing the press so as to enable the number of the request sending processes of the press cluster operation to reach the first quantity.
For convenience of description, the above devices are described as being functionally divided into various units, respectively. Of course, the functions of each element may be implemented in one or more software and/or hardware elements when implemented in the present specification.
Corresponding to the throughput control method in the system test, the specification also provides electronic equipment. Referring to fig. 6, in some embodiments of the present description, the electronic device includes a memory, a processor, and a computer program stored on the memory, which when executed by the processor performs the steps of:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters;
acquiring the execution time length of the current request sending action;
subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
While the process flows described above include a plurality of operations occurring in a particular order, it should be apparent that the processes may include more or fewer operations, which may be performed sequentially or in parallel (e.g., using a parallel processor or a multi-threaded environment).
The present application is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the specification. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
In one typical configuration, a computing device includes one or more processors (CPUs), input/output interfaces, network interfaces, and memory.
The memory may include volatile memory in a computer-readable medium, random Access Memory (RAM) and/or nonvolatile memory, such as Read Only Memory (ROM) or flash memory (flash RAM). Memory is an example of computer-readable media.
Computer readable media, including both non-transitory and non-transitory, removable and non-removable media, may implement information storage by any method or technology. The information may be computer readable instructions, data structures, modules of a program, or other data. Examples of storage media for a computer include, but are not limited to, phase change memory (PRAM), static Random Access Memory (SRAM), dynamic Random Access Memory (DRAM), other types of Random Access Memory (RAM), read Only Memory (ROM), electrically Erasable Programmable Read Only Memory (EEPROM), flash memory or other memory technology, compact disc read only memory (CD-ROM), digital Versatile Discs (DVD) or other optical storage, magnetic cassettes, magnetic tape magnetic disk storage or other magnetic storage devices, or any other non-transmission medium, which can be used to store information that can be accessed by a computing device. Computer-readable media, as defined herein, does not include transitory computer-readable media (transmission media), such as modulated data signals and carrier waves.
It will be appreciated by those skilled in the art that embodiments of the present description may be provided as a method, system, or computer program product. Accordingly, the present specification embodiments may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present description embodiments may take the form of a computer program product on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, etc.) having computer-usable program code embodied therein.
The present description embodiments may be described in the general context of computer-executable instructions, such as program modules, being executed by a computer. Generally, program modules include routines, programs, objects, components, data structures, etc. that perform particular tasks or implement particular abstract data types. The embodiments of the specification may also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network. In a distributed computing environment, program modules may be located in both local and remote computer storage media including memory storage devices.
The various embodiments in this specification are described in an incremental manner, with identical and similar parts being apparent from each other, and each embodiment is illustrated with emphasis on differences from the other embodiments. In particular, for system embodiments, since they are substantially similar to process embodiments, the description is relatively simple, as relevant to see a section of the description of process embodiments. In the description of the present specification, a description referring to terms "one embodiment," "some embodiments," "examples," "specific examples," or "some examples," etc., means that a particular feature, structure, material, or characteristic described in connection with the embodiment or example is included in at least one embodiment or example of the present specification. In this specification, schematic representations of the above terms are not necessarily directed to the same embodiment or example. Furthermore, the particular features, structures, materials, or characteristics described may be combined in any suitable manner in any one or more embodiments or examples. Furthermore, the various embodiments or examples described in this specification and the features of the various embodiments or examples may be combined and combined by those skilled in the art without contradiction.
The foregoing description is only of embodiments of the application and is not intended to limit the application. Various modifications and variations of the present application will be apparent to those skilled in the art. Any modification, equivalent replacement, improvement, etc. which come within the spirit and principles of the application are to be included in the scope of the claims of the present application.

Claims (13)

1. A method for throughput control in system testing, comprising:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters; the random duration is according to the formula t=t 0 X a x r; wherein t is a random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and t 0 For the time slice length of the CPU of the appointed press, r is a random number which is more than 0 and less than or equal to 1; a is an adjustment parameter of r;
acquiring the execution time length of the current request sending action;
subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
2. The method of throughput control in system testing of claim 1, further comprising:
after all request sending actions of the target task are executed, confirming whether the actual throughput of the target task is the same as the expected throughput;
and when the actual throughput is different from the expected throughput, adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput so that the actual throughput of the system in the test process is the same as the expected throughput.
3. The throughput control method in system testing of claim 2, wherein said adjusting said adjustment parameter based on a difference between said actual throughput and said expected throughput comprises:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
the adjustment parameter is reduced when the actual throughput is greater than the expected throughput.
4. The throughput control method in system testing of claim 1, wherein said expected step size is greater than or equal to a sum of said random time period and said execution time period.
5. The method of throughput control in system testing of claim 1, further comprising:
before acquiring the execution time length of the current request sending action, determining a first number of request sending processes required for reaching the expected throughput;
and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending processes so that the number of the request sending processes of the operation of the press reaches the first number.
6. The method of throughput control in system testing of claim 5, further comprising:
and when the upper limit of the operation of the request sending processes of the press is lower than the first quantity, increasing the press so as to enable the number of the request sending processes of the press cluster operation to reach the first quantity.
7. A throughput control apparatus in a system test, comprising:
a first determining module for determining an expected step size for executing each request sending action according to the expected throughput of the system and based on the time of the CPUCalculating random time length by the length of the sheet and the adjustment parameters; the random duration is according to the formula t=t 0 X a x r; wherein t is a random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and t 0 For the time slice length of the CPU of the appointed press, r is a random number which is more than 0 and less than or equal to 1; a is an adjustment parameter of r;
the time length acquisition module is used for acquiring the execution time length of the current request sending action;
a second determining module, configured to subtract the sum of the random time length and the execution time length from the expected step length to obtain a suspension time before executing the next request sending action;
and the action execution module is used for executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
8. The throughput control apparatus in system testing of claim 7, further comprising:
the coefficient control module is used for confirming whether the actual throughput of the target task is the same as the expected throughput after all the request sending actions of the target task are executed; and when the actual throughput is different from the expected throughput, adjusting the adjustment parameter according to the difference between the actual throughput and the expected throughput so that the actual throughput of the system in the test process is the same as the expected throughput.
9. The throughput control apparatus in system testing of claim 8, wherein said adjusting said adjustment parameter based on a difference between said actual throughput and said expected throughput comprises:
increasing the adjustment parameter when the actual throughput is less than the expected throughput;
the adjustment parameter is reduced when the actual throughput is greater than the expected throughput.
10. The throughput control apparatus in system testing of claim 7, wherein said expected step size is greater than or equal to a sum of said random time period and said execution time period.
11. The throughput control apparatus in system testing of claim 7, further comprising:
the process control module is used for determining a first number of request transmission processes required for reaching the expected throughput before acquiring the execution duration of the current request transmission action; and when the number of the request sending processes of the current operation of the press is lower than the first number, increasing the request sending processes so that the number of the request sending processes of the operation of the press reaches the first number.
12. The throughput control apparatus in system testing of claim 11, wherein said process control module is further configured to:
and when the upper limit of the operation of the request sending processes of the press is lower than the first quantity, increasing the press so as to enable the number of the request sending processes of the press cluster operation to reach the first quantity.
13. An electronic device comprising a memory, a processor, and a computer program stored on the memory, wherein the computer program when executed by the processor performs the steps of:
determining an expected step length for executing each request sending action according to the expected throughput of the system, and calculating a random time length based on the time slice length of the central processing unit and the adjustment parameters; the random duration is according to the formula t=t 0 X a x r; wherein t is a random time length calculated based on the time slice length of the central processing unit and the adjustment parameter, and t 0 For the time slice length of the CPU of the appointed press, r is a random number which is more than 0 and less than or equal to 1; a is an adjustment parameter of r;
acquiring the execution time length of the current request sending action;
subtracting the sum of the random time length and the execution time length from the expected step length to obtain the suspension time before executing the next request sending action;
and executing the next request sending action when the suspension time arrives so that the actual throughput of the system in the test process is the same as the expected throughput.
CN202010572522.4A 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment Active CN111858200B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010572522.4A CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010572522.4A CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Publications (2)

Publication Number Publication Date
CN111858200A CN111858200A (en) 2020-10-30
CN111858200B true CN111858200B (en) 2023-10-20

Family

ID=72987050

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010572522.4A Active CN111858200B (en) 2020-06-22 2020-06-22 Throughput control method and device in system test and electronic equipment

Country Status (1)

Country Link
CN (1) CN111858200B (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113419972B (en) * 2021-08-25 2021-11-16 成方金融科技有限公司 Throughput control method, device, equipment and storage medium
CN117667614A (en) * 2022-08-23 2024-03-08 京东科技控股股份有限公司 Method, device, equipment and medium for adjusting response time of pressure measurement system
CN117082556B (en) * 2023-08-22 2024-05-03 深圳市中承科技有限公司 Throughput test method, detection device and system of wireless communication device

Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101446910A (en) * 2008-12-08 2009-06-03 哈尔滨工程大学 AEDF task scheduling method based on SMP
CN101887384A (en) * 2010-06-30 2010-11-17 中山大学 Markov model-based process timeslice length determining method
JP2013200668A (en) * 2012-03-23 2013-10-03 Ntt Data Corp Performance control method, and system and program thereof
CN103379041A (en) * 2012-04-28 2013-10-30 国际商业机器公司 System detection method and device and flow control method and device
CN104067216A (en) * 2011-06-27 2014-09-24 亚马逊科技公司 System and method for implementing a scalable data storage service
CN104620526A (en) * 2012-09-13 2015-05-13 高通股份有限公司 Dynamic sounding control in WIFI
CN105224432A (en) * 2015-11-11 2016-01-06 中国建设银行股份有限公司 A kind of performance test method for parameter configuration, device, pressing machine and system
CN105792378A (en) * 2016-04-19 2016-07-20 重庆电子工程职业学院 Virtual resource multi-target mapping method based on wireless heterogeneous network
CN106649057A (en) * 2015-10-28 2017-05-10 北京国双科技有限公司 Method and device for testing server pressure
CN106776300A (en) * 2016-12-01 2017-05-31 北京驰波信息工程有限公司 The pressure testing system and method for a kind of intermediate system
CN108052460A (en) * 2017-12-08 2018-05-18 安徽雷威智能科技有限公司 Dram mapped file read method in ground checkout equipment embedded software
CN108829802A (en) * 2018-06-06 2018-11-16 中国人民银行清算总中心 It is associated with log back method and device
CN109391680A (en) * 2018-08-31 2019-02-26 阿里巴巴集团控股有限公司 A kind of timed task data processing method, apparatus and system
CN109542746A (en) * 2018-11-23 2019-03-29 北京车和家信息技术有限公司 Method for testing pressure, system and server stress test macro

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5617914B2 (en) * 2010-02-23 2014-11-05 日本電気株式会社 Throughput maintenance support system, apparatus, method, and program
US9170752B2 (en) * 2013-12-19 2015-10-27 International Business Machines Corporation Dynamic feedback-based throughput control for black-box storage systems
CN107526532B (en) * 2016-06-21 2020-07-10 伊姆西Ip控股有限责任公司 Method and apparatus for adjusting throughput of storage device
US10496563B2 (en) * 2017-04-07 2019-12-03 Intel Corporation Apparatus and method for dynamic provisioning, quality of service, and scheduling in a graphics processor

Patent Citations (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101446910A (en) * 2008-12-08 2009-06-03 哈尔滨工程大学 AEDF task scheduling method based on SMP
CN101887384A (en) * 2010-06-30 2010-11-17 中山大学 Markov model-based process timeslice length determining method
CN104067216A (en) * 2011-06-27 2014-09-24 亚马逊科技公司 System and method for implementing a scalable data storage service
JP2013200668A (en) * 2012-03-23 2013-10-03 Ntt Data Corp Performance control method, and system and program thereof
CN103379041A (en) * 2012-04-28 2013-10-30 国际商业机器公司 System detection method and device and flow control method and device
CN104620526A (en) * 2012-09-13 2015-05-13 高通股份有限公司 Dynamic sounding control in WIFI
CN106649057A (en) * 2015-10-28 2017-05-10 北京国双科技有限公司 Method and device for testing server pressure
CN105224432A (en) * 2015-11-11 2016-01-06 中国建设银行股份有限公司 A kind of performance test method for parameter configuration, device, pressing machine and system
CN105792378A (en) * 2016-04-19 2016-07-20 重庆电子工程职业学院 Virtual resource multi-target mapping method based on wireless heterogeneous network
CN106776300A (en) * 2016-12-01 2017-05-31 北京驰波信息工程有限公司 The pressure testing system and method for a kind of intermediate system
CN108052460A (en) * 2017-12-08 2018-05-18 安徽雷威智能科技有限公司 Dram mapped file read method in ground checkout equipment embedded software
CN108829802A (en) * 2018-06-06 2018-11-16 中国人民银行清算总中心 It is associated with log back method and device
CN109391680A (en) * 2018-08-31 2019-02-26 阿里巴巴集团控股有限公司 A kind of timed task data processing method, apparatus and system
CN109542746A (en) * 2018-11-23 2019-03-29 北京车和家信息技术有限公司 Method for testing pressure, system and server stress test macro

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
基于PLC可编程序控制器的...数差压铸造电气控制系统设计;孙荣创;《环境技术》;全文 *
银行业金融机构计算资源虚拟化下的性能优化探讨;杨建旭;《中国金融电脑》;全文 *

Also Published As

Publication number Publication date
CN111858200A (en) 2020-10-30

Similar Documents

Publication Publication Date Title
CN111858200B (en) Throughput control method and device in system test and electronic equipment
CN106933534B (en) Data synchronization method and device
CN109783157B (en) Method and related device for loading algorithm program
CN108205469B (en) MapReduce-based resource allocation method and server
CN109739627B (en) Task scheduling method, electronic device and medium
AU2019201544A1 (en) Distributed multiple tier multi-node serverless framework for complex analytics task execution
CN111625443B (en) Pressure testing method, device, equipment and storage medium
CN112748993A (en) Task execution method and device, storage medium and electronic equipment
CN110275681A (en) A kind of date storage method and data-storage system
CN110018781A (en) Disk flow control method, device and electronic equipment
CN111382031A (en) Test method and device
CN109344164B (en) Data storage method and device
CN109032779B (en) Task processing method and device, computer equipment and readable storage medium
CN110209548B (en) Service control method, system, electronic device and computer readable storage medium
CN112416534A (en) Agent-based task management method and device
US11144443B2 (en) Optimization of workloads based on constraints
KR102177440B1 (en) Method and Device for Processing Big Data
CN111581041A (en) Method and equipment for testing performance of magnetic disk
CN112540842A (en) Method and device for dynamically adjusting system resources
CN115664956A (en) Self-adaptive state data updating method, equipment and medium
CN110928673A (en) Task allocation method and device
CN116842087A (en) Data loading method and device, processor and electronic equipment
CN116204277A (en) Business container expansion and contraction capacity adjustment method and device, storage medium and electronic equipment
CN106899515B (en) Method and device for selecting monitoring service and service monitoring system
CN117632498A (en) Time slicing processing method and device, storage medium and electronic equipment

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant