CN111812899B - Array substrate and display panel - Google Patents
Array substrate and display panel Download PDFInfo
- Publication number
- CN111812899B CN111812899B CN202010621562.3A CN202010621562A CN111812899B CN 111812899 B CN111812899 B CN 111812899B CN 202010621562 A CN202010621562 A CN 202010621562A CN 111812899 B CN111812899 B CN 111812899B
- Authority
- CN
- China
- Prior art keywords
- color
- array substrate
- resistor
- adjacent
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
- G02F1/1362—Active matrix addressed cells
- G02F1/136286—Wiring, e.g. gate line, drain line
-
- G—PHYSICS
- G02—OPTICS
- G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
- G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
- G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour
- G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour based on liquid crystals, e.g. single liquid crystal display cells
- G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
- G02F1/1333—Constructional arrangements; Manufacturing methods
- G02F1/1335—Structural association of cells with optical devices, e.g. polarisers or reflectors
- G02F1/133509—Filters, e.g. light shielding masks
- G02F1/133514—Colour filters
Abstract
The application discloses array substrate and display panel, array substrate includes: the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are alternately arranged on the substrate and define a plurality of pixel regions; the color resistance layer comprises a plurality of color resistances, and each color resistance corresponds to one pixel region; the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; and a convex part is arranged in the first direction of each color resistor and covers the data line. The data line can be prevented from contacting the DBS common electrode wiring, so that the short circuit is avoided, and the product yield of the display equipment is improved.
Description
Technical Field
The application relates to the technical field of display, in particular to an array substrate and a display panel.
Background
Currently, liquid Crystal Display (LCD) devices have many advantages such as thin body, power saving, and no radiation, and are widely used. Such as: liquid crystal televisions, mobile phones, personal Digital Assistants (PDAs), digital cameras, computer screens, or notebook computer screens, among others.
In the related art, the COA (Color filter on Array) technology is an integrated technology for directly fabricating Color filters, i.e., red (R), green (G), and blue (B) Color resistors, on an Array substrate. The data lines are arranged between the adjacent color resistors, however, the DBS common electrode wiring is arranged above the color resistors relative to the data lines, so that the data lines are easily in line contact with the DBS common electrode wiring, short circuit occurs, and further damage to the display device is caused.
Therefore, the prior art has defects and needs to be improved urgently.
Disclosure of Invention
The embodiment of the application provides an array substrate and a display panel, which can avoid the contact of a data line and a DBS common electrode, thereby avoiding the short circuit and improving the product yield of display equipment.
An embodiment of the present application provides an array substrate, including:
the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are arranged on the substrate in a crossed manner, and a plurality of pixel regions are defined by the plurality of data lines and the plurality of scanning lines;
the color resistance layer comprises a plurality of color resistances, and each color resistance is arranged corresponding to a pixel region;
the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; wherein the content of the first and second substances,
and a bulge is arranged in the first direction of each color resistor and covers the data line.
In the array substrate, each color resistor is provided with an opening at a position close to the edge of the data line in the second direction, and the opening extends towards the inside of the color resistor to form an open hole, wherein the second direction is opposite to the first direction.
In the array substrate, the protruding portion extends into the opening of the adjacent color resistor in the first direction.
In the array substrate, the protruding length of the protruding portion is half of the distance between adjacent color resists.
In the array substrate, the protruding length of the protruding portion is greater than half of the distance between the adjacent color resists and less than the distance between the adjacent color resists.
An embodiment of the present application further provides a display device, including:
an array substrate;
the color film substrate is arranged opposite to the array substrate;
the liquid crystal layer is positioned between the array substrate and the color film substrate;
the array substrate includes: the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are alternately arranged on the substrate and define a plurality of pixel regions;
the color resistance layer comprises a plurality of color resistances, and each color resistance is arranged corresponding to a pixel region;
the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; wherein the content of the first and second substances,
and a bulge is arranged in the first direction of each color resistor and covers the data line.
In the display device, each color resistor is provided with an opening at a position close to the edge of the data line in the second direction, and the opening extends towards the inside of the color resistor to form an open hole, wherein the second direction is opposite to the first direction.
In the display device of the present application, the protrusion extends into the opening of the adjacent color resistor in the first direction.
In the display device described in the present application, the projection length of the projection portion is half of the distance between the adjacent color resists.
In the display device, the protruding length of the protruding part is larger than half of the distance between the adjacent color resistors and smaller than the distance between the adjacent color resistors.
The array substrate provided by the embodiment of the application comprises: the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are alternately arranged on the substrate and define a plurality of pixel regions; the color resistance layer comprises a plurality of color resistances, and each color resistance is arranged corresponding to a pixel region; the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; and a convex part is arranged in the first direction of each color resistor and covers the data line. The data line can be prevented from contacting the DBS common electrode wiring, so that the short circuit is avoided, and the product yield of the display equipment is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
Fig. 1 is a schematic structural diagram of an array substrate according to an embodiment of the present disclosure.
Fig. 2 is a schematic structural diagram of a color resistor in an array substrate according to an embodiment of the present disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It should be apparent that the described embodiments are only a few embodiments of the present application, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present application.
Referring to fig. 1, fig. 1 is a schematic structural diagram of an array substrate according to an embodiment of the present disclosure. The array substrate includes:
the liquid crystal display panel comprises a substrate, a plurality of data lines 10 and a plurality of scanning lines 20 are arranged on the substrate in a crossed manner, and a plurality of pixel regions are defined by the data lines 10 and the scanning lines 20;
the color resistance layer 30, the color resistance layer 30 includes a plurality of color resistors 301, each color resistor 301 is arranged corresponding to a pixel region;
the DBS common electrode trace 40 is disposed on the color resist layer 30, and the DBS common electrode trace 40 is parallel to the data lines 10 and disposed between adjacent color resists 301; wherein, the first and the second end of the pipe are connected with each other,
a protruding part 3011 is disposed in the first direction of each color resistor 301, and the protruding part 3011 covers the data line 10.
In the COA technology, the color resistors 301 are directly fabricated on the array substrate, so in order to set signal lines such as the data lines 10 and the DBS common electrode lines 40 in the remaining space of the array substrate, the data lines 10 and the DBS common electrode lines 40 are set to have an upper and lower layer structure through the color resistors 301, and the data lines 10 and the DBS common electrode lines 40 are both disposed between two adjacent color resistors 301, so the data lines 10 are easily in contact with the DBS common electrode lines 40 to cause short circuits.
In order to solve the above problem, the color resistors 301 are improved, the protruding portion 3011 is arranged in the first direction of each color resistor 301, the data line 10 and the DBS common electrode trace 40 can be isolated by covering the protruding portion 3011 on the data line 10, and then the short circuit caused by the contact of the data line 10 and the DBS common electrode trace 40 is avoided. The first direction is a direction in which the color resistor 301 faces a certain adjacent data line 10, for example, a horizontal left direction or a horizontal right direction, and is not limited herein.
Further, after a plurality of pixel regions are defined by the plurality of data lines 10 and the plurality of scan lines 20, the color resistor 301 is disposed in the pixel regions to enable light rays to generate different colors of light after passing through the color resistor layer 30, for example, when light rays pass through the R color resistor 301, the light rays passing out are green.
In some embodiments, please refer to fig. 2, and fig. 2 is a schematic structural diagram of a color resistor in an array substrate according to an embodiment of the present disclosure. Each color resistor 301 is provided with an opening 3012 at a position close to an edge of the data line 10 in a second direction, and an opening 3013 is formed by extending from the opening 3012 to the inside of the color resistor 301, where the second direction is opposite to the first direction.
In the high-resolution display device, holes need to be formed on the edges of the color resistors 301, and in order to match the use of the protrusions 3011, an opening 3012 may be formed in each color resistor in a second direction opposite to the first direction, and a hole 3013 may be formed by extending from the opening 3012 to the inside of the color resistor 301.
In some embodiments, the protrusion 3011 protrudes into the hole 3013 of the adjacent color resistor 301 in the first direction.
Since the protruding portions 3011 are formed along the first direction, in order to make the protruding portions 3011 extend into the holes 3013, the holes 3013 need to be arranged along the second direction of each color resistor 301.
In some embodiments, the protrusion length of the protrusion 301 is half of the spacing between adjacent color resists 301.
The data line 10 is generally disposed in the middle between two adjacent color resists 301, so the protrusion length of the protrusion 301 can be set to be half of the distance between two adjacent color resists 301, so that the protrusion 301 can just cover the data line 10.
In some embodiments, the protrusion length of the protrusion 301 is greater than half of the distance between the adjacent color resists 301 and less than the distance between the adjacent color resists 301.
The effect of covering the data line 10 can also be achieved by setting the protrusion length of the protrusion 301 to be greater than half of the distance between the adjacent color resists 301 and less than the distance between the adjacent color resists 301.
The array substrate provided by the embodiment of the application comprises: the liquid crystal display panel comprises a substrate, a plurality of data lines 10 and a plurality of scanning lines 20 are arranged on the substrate in a crossed manner, and a plurality of pixel regions are defined by the data lines 10 and the scanning lines 20; the color resistance layer 30, the color resistance layer 30 includes a plurality of color resistances 301, and each color resistance 301 corresponds to a pixel region; the DBS common electrode trace 40 is disposed on the color resist layer 30, and the DBS common electrode trace 40 is parallel to the data lines 10 and disposed between adjacent color resists 301; a convex portion 3011 is arranged in the first direction of each color resistor 301, and the convex portion 3011 covers the data line 10. The data line 10 can be prevented from contacting the DBS common electrode trace 40, so that the short circuit is avoided, and the product yield of the display device is improved.
In accordance with the above object of the present application, there is provided a display panel comprising:
an array substrate;
the color film substrate is arranged opposite to the array substrate;
the liquid crystal layer is positioned between the array substrate and the color film substrate;
the array substrate includes: the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are arranged on the substrate in a crossed manner, and a plurality of pixel regions are defined by the plurality of data lines and the plurality of scanning lines;
the color resistance layer comprises a plurality of color resistances, and each color resistance is arranged corresponding to a pixel region;
the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; wherein, the first and the second end of the pipe are connected with each other,
and a convex part is arranged in the first direction of each color resistor and covers the data line.
The liquid crystal layer is provided with rotatable liquid crystal molecules, and the liquid crystal molecules rotate in a mode that upper and lower electrode plates in the liquid crystal layer are electrified to generate an electric field, so that the liquid crystal molecules of the corresponding part in the liquid crystal layer rotate under the action of the electric field force, and light rays emitted by a light emitting source in the bottom layer light emitting module can penetrate through the liquid crystal molecules to be emitted.
In some embodiments, each color resistor is provided with an opening at a position close to an edge of the data line in a second direction, and an opening is formed by extending from the opening to the inside of the color resistor, wherein the second direction is opposite to the first direction.
In some embodiments, the protrusion extends into the opening of the adjacent color resistor in the first direction.
In some embodiments, the protrusion length of the protrusion is half of the spacing between adjacent color resists.
In some embodiments, the protruding length of the protruding portion is greater than half of the spacing between adjacent color resistors and less than the spacing between adjacent color resistors.
The working principle of the display panel of this embodiment is the same as that of the array substrate of the above embodiment, and specific reference may be made to the working principle of the array substrate of the above embodiment, which is not described herein again.
In the foregoing embodiments, the descriptions of the respective embodiments have respective emphasis, and for parts that are not described in detail in a certain embodiment, reference may be made to related descriptions of other embodiments.
The array substrate and the display panel provided by the embodiments of the present application are described in detail above, and the principles and embodiments of the present application are explained herein by applying specific examples, and the description of the embodiments is only used to help understand the technical solutions and core ideas of the present application; those of ordinary skill in the art will understand that: the technical solutions described in the foregoing embodiments may still be modified, or some technical features may be equivalently replaced; such modifications or substitutions do not depart from the spirit and scope of the present disclosure as defined by the appended claims.
Claims (6)
1. An array substrate, comprising:
the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are alternately arranged on the substrate and define a plurality of pixel regions;
the color resistance layer comprises a plurality of color resistances, and each color resistance corresponds to one pixel region;
the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; wherein, the first and the second end of the pipe are connected with each other,
a protruding portion is arranged in a first direction of each color resistor, the protruding portion covers the data line, the width of the protruding portion is smaller than that of the color resistor, the first direction is the direction of the color resistor towards a certain adjacent data line, an opening is arranged in a position, close to the edge of the data line, of each color resistor in a second direction, an opening extends from the opening to the inside of the color resistor, and the second direction is opposite to the first direction; the protruding part extends into the opening of the adjacent color resistor in the first direction.
2. The array substrate of claim 1, wherein the protrusion length of the protrusion is half of the distance between adjacent color resists.
3. The array substrate of claim 1, wherein the protrusion length of the protrusion is greater than half of the spacing between adjacent color resists and less than the spacing between adjacent color resists.
4. A display panel, comprising:
an array substrate;
the color film substrate is arranged opposite to the array substrate;
the liquid crystal layer is positioned between the array substrate and the color film substrate;
the array substrate includes: the liquid crystal display panel comprises a substrate, a plurality of data lines and a plurality of scanning lines, wherein the plurality of data lines and the plurality of scanning lines are arranged on the substrate in a crossed manner, and a plurality of pixel regions are defined by the plurality of data lines and the plurality of scanning lines;
the color resistance layer comprises a plurality of color resistances, and each color resistance is arranged corresponding to a pixel region;
the DBS common electrode wiring is arranged on the color resistance layer, is parallel to the data lines and is arranged between the adjacent color resistances; wherein the content of the first and second substances,
a protruding portion is arranged in a first direction of each color resistor, the protruding portion covers the data line, the width of the protruding portion is smaller than that of the color resistor, the first direction is the direction of the color resistor towards a certain adjacent data line, an opening is arranged in a position, close to the edge of the data line, of each color resistor in a second direction, an opening is formed in each color resistor in a manner of extending from the opening to the inside of the color resistor, and the second direction is opposite to the first direction; the protruding part extends into the opening of the adjacent color resistor in the first direction.
5. The display panel according to claim 4, wherein the projection length of the projection portion is half of a pitch between adjacent color resists.
6. The display panel according to claim 4, wherein the protrusion length of the protrusion part is greater than half of the interval between the adjacent color resists and less than the interval between the adjacent color resists.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010621562.3A CN111812899B (en) | 2020-07-01 | 2020-07-01 | Array substrate and display panel |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010621562.3A CN111812899B (en) | 2020-07-01 | 2020-07-01 | Array substrate and display panel |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111812899A CN111812899A (en) | 2020-10-23 |
| CN111812899B true CN111812899B (en) | 2022-10-04 |
Family
ID=72856775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010621562.3A Active CN111812899B (en) | 2020-07-01 | 2020-07-01 | Array substrate and display panel |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111812899B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114299894B (en) * | 2022-01-26 | 2022-10-11 | 惠科股份有限公司 | Array substrate and liquid crystal display panel |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| TWI335483B (en) * | 2006-03-16 | 2011-01-01 | Au Optronics Corp | Pixel structure and liquid crystal display panel |
| CN105116657A (en) * | 2015-09-23 | 2015-12-02 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display panel |
| CN107290909B (en) * | 2017-06-30 | 2020-09-29 | 深圳市华星光电技术有限公司 | Array substrate and liquid crystal display panel |
| CN107340627B (en) * | 2017-09-01 | 2020-10-09 | 深圳市华星光电技术有限公司 | Curved surface liquid crystal panel |
| CN108983518B (en) * | 2018-07-23 | 2020-09-29 | 深圳市华星光电半导体显示技术有限公司 | Array substrate and preparation method thereof |
| CN111090199B (en) * | 2020-01-08 | 2022-09-09 | 深圳市华星光电半导体显示技术有限公司 | TFT array substrate and display panel |
-
2020
- 2020-07-01 CN CN202010621562.3A patent/CN111812899B/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN111812899A (en) | 2020-10-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN108445686B (en) | Array substrate, display panel and display device | |
| WO2017124810A1 (en) | Array substrate, liquid crystal display panel, and display device | |
| CN106773394B (en) | Array substrate, display panel and display device | |
| US20170220158A1 (en) | Touch Display Substrate, Touch Display Panel, Touch Display Screen and Electronic Device | |
| JP4879781B2 (en) | Display panel | |
| US10991726B2 (en) | Pixel array substrate | |
| TWI518382B (en) | Pixel structure and display panel having the same | |
| CN111580317A (en) | Array substrate and display panel | |
| JP6369801B2 (en) | Liquid crystal display | |
| CN107678590B (en) | Touch display panel and driving method thereof | |
| TWI600953B (en) | Display panel | |
| CN109557733B (en) | Array substrate, display panel and display device | |
| CN108873456B (en) | Display device | |
| US20150116605A1 (en) | Display panel | |
| CN111812899B (en) | Array substrate and display panel | |
| CN110806653A (en) | Liquid crystal display panel and liquid crystal display device | |
| CN113190140A (en) | Display panel and display device | |
| CN111427207B (en) | Display panel and display device | |
| US11610532B2 (en) | Display panel and display device | |
| US9575374B2 (en) | Liquid crystal display device and method of manufacturing the same | |
| CN205193763U (en) | Integrated touch -control display panel and touch -control display device | |
| CN110737126A (en) | Display panel and display device | |
| CN112666763B (en) | Array substrate and display panel | |
| CN113835271A (en) | Display panel and electronic display device | |
| JP2022549533A (en) | Display substrate and display panel |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |