CN111812445B - Intelligent capacitor error correction method and device, computer equipment and storage medium - Google Patents

Intelligent capacitor error correction method and device, computer equipment and storage medium Download PDF

Info

Publication number
CN111812445B
CN111812445B CN202010957575.8A CN202010957575A CN111812445B CN 111812445 B CN111812445 B CN 111812445B CN 202010957575 A CN202010957575 A CN 202010957575A CN 111812445 B CN111812445 B CN 111812445B
Authority
CN
China
Prior art keywords
error correction
intelligent capacitor
control code
test flow
flow function
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202010957575.8A
Other languages
Chinese (zh)
Other versions
CN111812445A (en
Inventor
俞志刚
王贤妮
梁永健
童永科
田富龙
宋津
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hangzhou Zhenghua Electronic Science And Technology Co ltd
Original Assignee
Hangzhou Sunrise Technology Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hangzhou Sunrise Technology Co ltd filed Critical Hangzhou Sunrise Technology Co ltd
Priority to CN202010957575.8A priority Critical patent/CN111812445B/en
Publication of CN111812445A publication Critical patent/CN111812445A/en
Application granted granted Critical
Publication of CN111812445B publication Critical patent/CN111812445B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations
    • G06F17/15Correlation function computation including computation of convolution operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Testing Electric Properties And Detecting Electric Faults (AREA)

Abstract

The application relates to an intelligent capacitor error correction method, an intelligent capacitor error correction device, computer equipment and a storage medium. The method comprises the following steps: the method comprises the steps that a server obtains an error correction execution scheme file of an intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code; the server acquires operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor; the server sends the error correction value of the intelligent capacitor to the intelligent capacitor; and the intelligent capacitor corrects the operation data according to the error correction value. By adopting the method, the error correction efficiency of the intelligent capacitor can be improved.

Description

Intelligent capacitor error correction method and device, computer equipment and storage medium
Technical Field
The present application relates to the field of intelligent capacitor error correction technologies, and in particular, to an intelligent capacitor error correction method, an intelligent capacitor error correction apparatus, a computer device, and a storage medium.
Background
The intelligent capacitor is a reactive power compensation device, integrates advanced technologies such as modern measurement and control, power electronics, network communication, automatic control, power capacitors and the like, can be used singly or in an online manner, and replaces the conventional automatic reactive power compensation device formed by connecting an intelligent controller, a fuse wire, a compound switch or a mechanical contactor, a thermal relay, a low-voltage power capacitor, an indicator light and the like through a wire. In the production process of the intelligent capacitor, various functions of the intelligent capacitor need to be tested and error-corrected, the debugging command is edited through serial port debugging software, and the intelligent capacitor is tested and error-corrected according to a serial port communication protocol.
However, in the existing error correction method for the intelligent capacitor, communication protocols need to be configured and debugging commands need to be written one by one according to the intelligent capacitor, so that the error correction efficiency of the intelligent capacitor is low.
Disclosure of Invention
In view of the above, it is necessary to provide an intelligent capacitor error correction method, apparatus, computer device and storage medium capable of improving error correction efficiency.
A smart capacitor error correction method, the method comprising:
the method comprises the steps that a server obtains an error correction execution scheme file of an intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code;
the server acquires operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor;
the server sends the error correction value of the intelligent capacitor to the intelligent capacitor;
and the intelligent capacitor corrects the operation data according to the error correction value.
In one embodiment, the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, where the error correction execution scheme includes a first test flow function corresponding to the control code, and includes: the server acquires a first control code input by a tester and a sequencing position of the first control code; the server acquires a corresponding first test flow function according to the first control code and sorts the first test flow function according to the sorting position of the first control code; wherein the first test flow function is stored in association with the first control code; and the server generates an error correction execution scheme file according to the sequenced first test flow function.
In one embodiment, the first test flow function includes a running data acquisition function, an error calculation function; the server obtains operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor, including: the server acquires operating data from the intelligent capacitor according to an operating data acquisition function in the error correction execution scheme file; and the server calculates the error correction value of the intelligent capacitor according to the operation data and the error calculation function in the error correction execution scheme file.
In one embodiment, the operation data includes at least one of an effective current value and an active power sum.
In one embodiment, the first test flow function comprises a smart capacitor parameter initialization function; the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the control code, and the method includes the following steps: and the server initializes the parameters of the intelligent capacitor according to the parameter initialization function of the intelligent capacitor.
In one embodiment, the method for smart capacitor error correction further includes: the server acquires a control execution scheme file of the intelligent capacitor test bench body according to a second control code, wherein the control execution scheme file comprises a second test flow function corresponding to the second control code; the intelligent capacitor test bench body is used for simulating the field operation environment of the intelligent capacitor; and the server controls the intelligent capacitor test table body to carry out parameter configuration and/or table body operation according to a second test flow function in the control execution scheme file.
In one embodiment, the parameter configuration includes at least one of a stage type configuration, a stage communication port configuration, a capacitor communication port configuration, a reference voltage configuration, a reference current configuration, a frequency configuration, a pulse constant configuration, and a parameter validity judgment; and/or the stage body operation comprises at least one of power-on operation, power-off operation, operation for reading the value of the intelligent capacitor and error reading operation.
An intelligent capacitor error correction apparatus, the apparatus comprising:
the system comprises a first execution scheme file acquisition module, a first test flow function acquisition module and a second test flow function acquisition module, wherein the first execution scheme file acquisition module is used for acquiring an error correction execution scheme file of the intelligent capacitor by a server according to a first control code, and the error correction execution scheme comprises a first test flow function corresponding to the first control code;
the test flow function execution module is used for acquiring operation data from the intelligent capacitor by the server according to a first test flow function in the error correction execution scheme file and calculating an error correction value of the intelligent capacitor;
the error correction value sending module is used for sending the error correction value of the intelligent capacitor to the intelligent capacitor by the server;
and the correction module is used for correcting the operation data by the intelligent capacitor according to the error correction value.
A computer device comprising a memory and a processor, the memory storing a computer program, the processor implementing the following steps when executing the computer program:
the method comprises the steps that a server obtains an error correction execution scheme file of an intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code;
the server acquires operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor;
the server sends the error correction value of the intelligent capacitor to the intelligent capacitor;
and the intelligent capacitor corrects the operation data according to the error correction value.
A computer-readable storage medium, on which a computer program is stored which, when executed by a processor, carries out the steps of:
the method comprises the steps that a server obtains an error correction execution scheme file of an intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code;
the server acquires operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor;
the server sends the error correction value of the intelligent capacitor to the intelligent capacitor;
and the intelligent capacitor corrects the operation data according to the error correction value.
According to the intelligent capacitor error correction method, the intelligent capacitor error correction device, the computer equipment and the storage medium, the error correction execution scheme file is determined through the control code, the operation data of the intelligent capacitor is obtained according to the error correction execution scheme file, the error correction value is calculated, the intelligent capacitor corrects the error according to the error correction value, the error correction of the intelligent capacitor can be realized only by inputting the control code when the intelligent capacitor is tested, the time for writing the test scheme is shortened, the intelligent capacitor error correction method and device can be suitable for various test scenes of the intelligent capacitor, and the error correction efficiency in the test process of the intelligent capacitor is improved.
Drawings
FIG. 1 is a diagram of an exemplary implementation of a smart capacitor error correction method;
FIG. 2 is a schematic flow chart of a method for smart capacitor error correction in one embodiment;
FIG. 3 is a schematic flow chart of a method for smart capacitor error correction in one embodiment;
FIG. 4 is a block diagram of an embodiment of an intelligent capacitor error correction apparatus;
FIG. 5 is a diagram illustrating an internal structure of a computer device according to an embodiment.
Detailed Description
In order to make the objects, technical solutions and advantages of the present application more apparent, the present application is described in further detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are merely illustrative of the present application and are not intended to limit the present application.
The intelligent capacitor error correction method provided by the application can be applied to the application environment shown in fig. 1. The display 102 and the intelligent capacitor test stage 106 are in communication with the server 104 in a serial communication manner, and a plurality of intelligent capacitors can be connected to and operated on the intelligent capacitor test stage, and the intelligent capacitor test stage is used for simulating the field operation environment of the intelligent capacitors. The server 104 acquires an error correction execution scheme file of the intelligent capacitor according to the first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code; the server 104 obtains operating data from the intelligent capacitor according to the first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor; the server sends the error correction value of the intelligent capacitor to the intelligent capacitor; and the intelligent capacitor corrects the operation data according to the error correction value.
In one embodiment, as shown in fig. 2, there is provided a smart capacitor error correction method comprising the steps of:
s110, the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code.
The control codes are used for identifying functions of the test flow functions, and different test flow functions are called to process by identifying different control codes when the error correction execution scheme file is executed. The error correction implementation profile encapsulates the test flow functions that perform a unified function in a module, such as parameter initialization of the smart capacitors. For example, when the error correction execution plan file is executed, the smart capacitor parameter initialization function is called and executed when the control code is DRQ. Each first control code corresponds to a first test flow function. The test flow function can be used for initializing the intelligent capacitor, acquiring the operation data of the intelligent capacitor, calculating the error correction value of the intelligent capacitor or configuring the parameters of the intelligent capacitor test bench body. The test flow function includes a first test flow function for testing the smart capacitor, and the first test flow function is various execution functions for testing the smart capacitor, such as an execution function for initializing the smart capacitor, an execution function for acquiring operation data of the smart capacitor, and an execution function for calculating an error correction value of the smart capacitor.
Specifically, a user can input a first control code through the control code input box, and after the server acquires the first control code, the server acquires an error correction execution scheme file of the intelligent capacitor.
And S120, the server acquires operation data from the intelligent capacitor according to the first test flow function in the error correction execution scheme file, and calculates the error correction value of the intelligent capacitor.
The first test flow function can be written in advance, the first test flow function and the first control code are stored in the storage area in an associated mode, or the first test flow function is written when in use. In this embodiment, the first test flow function includes an execution function for acquiring operation data and an execution function for calculating an error correction value, the operation data of the intelligent capacitor is acquired according to the execution function for acquiring the operation data, the error correction value of the intelligent capacitor is calculated according to the execution function for calculating the error correction value, when the error correction value is calculated, the operation data needs to be input to the execution function for calculating the error correction value, and the operation data calculates the error correction value according to a formula in the function.
And S130, the server sends the error correction value of the intelligent capacitor to the intelligent capacitor.
And S140, the intelligent capacitor corrects the operation data according to the error correction value.
The intelligent capacitor is provided with a corresponding error correction module for each data, and the error correction module corrects the corresponding error data according to the error correction value.
According to the intelligent capacitor error correction method, the error correction execution scheme file is determined through the control code, the operation data of the intelligent capacitor is obtained according to the error correction execution scheme file, the error correction value is calculated, the intelligent capacitor corrects the error according to the error correction value, the error correction of the intelligent capacitor can be realized only by inputting the control code when the intelligent capacitor is tested, the time for writing the test scheme is shortened, the method can be suitable for various test scenes of the intelligent capacitor, and the error correction efficiency in the test process of the intelligent capacitor is improved.
In one embodiment, the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, where the error correction execution scheme includes a first test flow function corresponding to the control code, and includes: the server acquires a first control code input by a tester and a sequencing position of the first control code; the server acquires a corresponding first test flow function according to the first control code and sorts the first test flow function according to the sorting position of the first control code; wherein the first test flow function is stored in association with the first control code; and the server generates an error correction execution scheme file according to the sequenced first test flow function.
For example, if the tester inputs the first control code in the input box, which is M1, M2, and M3 respectively, the sorting position of M1 is 1, the sorting position of M2 is 2, and the sorting position of M3 is 3. And when the first test flow function is sequenced, sequencing according to the sequence of the corresponding first control codes. In this embodiment, the sequencing of the corresponding first test flow function is determined by the sequencing position of the first control code, and a tester can conveniently adjust the sequencing of the first test flow function to optimize a test scheme.
In one embodiment, the first test flow function includes a running data acquisition function, an error calculation function; the server obtains operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor, including: the server acquires operating data from the intelligent capacitor according to an operating data acquisition function in the error correction execution scheme file; and the server calculates the error correction value of the intelligent capacitor according to the operation data and the error calculation function in the error correction execution scheme file.
The operation data acquisition function is a function of data reading operation of the intelligent capacitor, the error calculation function comprises an error calculation formula, and error correction value calculation can be carried out.
In one embodiment, the operation data includes at least one of an effective current value and an active power sum.
In one embodiment, the first test flow function comprises a smart capacitor parameter initialization function; the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the control code, and the method includes the following steps: and the server initializes the parameters of the intelligent capacitor according to the parameter initialization function of the intelligent capacitor.
The parameter initialization may be some initialization operations on the register of the smart capacitor. For example, the parameters of the system control register, the metering control register, the pulse frequency register, and the power gain register are initialized, that is, the values in these registers are initialized to 0 or a certain value.
In one embodiment, the method for smart capacitor error correction further includes: the server acquires a control execution scheme file of the intelligent capacitor test bench body according to a second control code, wherein the control execution scheme file comprises a second test flow function corresponding to the second control code; the intelligent capacitor test bench body is used for simulating the field operation environment of the intelligent capacitor; and the server controls the intelligent capacitor test table body to carry out parameter configuration and/or table body operation according to a second test flow function in the control execution scheme file.
The control codes are used for identifying functions of the test flow functions, and different test flow functions are called to process by identifying different control codes when the error correction execution scheme file is executed. The error correction implementation profile encapsulates the test flow functions that perform a unified function in a module, such as parameter initialization of the smart capacitors. For example, when the error correction execution plan file is executed, the smart capacitor parameter initialization function is called and executed when the control code is DRQ. Each second control code corresponds to a second test flow function, and the second test flow function can be used for carrying out parameter configuration on the intelligent capacitor test table body and carrying out operation control on the intelligent capacitor test table body.
The parameter configuration comprises at least one of table type configuration, table communication port configuration, capacitor communication port configuration, reference voltage configuration, reference current configuration, frequency configuration, pulse constant configuration and parameter validity judgment; and/or the stage body operation comprises at least one of power-on operation, power-off operation, operation for reading the value of the intelligent capacitor and error reading operation.
In one embodiment, before the server obtains a control execution scheme file of the intelligent capacitor test stage according to the second control code, where the control execution scheme file includes a second test flow function corresponding to the second control code, the method includes: acquiring the type of the intelligent capacitor test table body; and the second test flow function corresponds to the stage type.
Specifically, the second control codes of all types of intelligent capacitor test stages are the same, but the second test flow functions corresponding to the second control codes are different according to the type of each stage, for example, the second control codes of the power-on operation of each type of intelligent capacitor test stage are the same, and the corresponding power-on functions can call API functions provided by different stage manufacturers to power on the stage in combination with the stage type. Before inputting the second control code into the intelligent capacitor test table body, the tester needs to input the serial port number, the table body type and the like of the intelligent capacitor test table body.
In one embodiment, before step S120, the server establishes a communication connection with the smart capacitor according to the first test flow function in the error correction execution scenario file. The first test flow function is a communication connection function and comprises the steps of calling a Modbus protocol processing unit to form a frame, sending, receiving and analyzing.
In a specific embodiment, as shown in fig. 3, after a tester inputs a serial port number and a stage type of an intelligent capacitor test stage, a first control code and a second control code are input, a server generates a control execution scheme file and an error correction execution scheme file according to the first control code and the second control code, when the control execution scheme file is executed, the control stage is powered on, and at the moment, a voltage of 240V, a current of 5A and a power factor of 1.0 perform parameter initialization on an intelligent capacitor, and enter a channel a current gain calibration; reading a first current effective value of a channel A of the intelligent capacitor, substituting the first current effective value into a gain value calculation formula 1 to obtain a first gain value (error correction value) of the current effective value, writing the first gain value of the current effective value into the intelligent capacitor, reading the first current effective value of the intelligent capacitor again, judging whether the first current effective value is within a first preset range, ending if not, and entering voltage channel gain calibration if the first current effective value is within the first preset range; reading the active power total of the intelligent capacitor, substituting the active power total into a gain value calculation formula 2 to obtain a total gain value (error correction value) of the active power, writing the total gain value of the active power into the intelligent capacitor, reading the active power total of the intelligent capacitor again, judging whether the active power total is within a second preset range, finishing if not, and entering power gain correction if the active power total is within the second preset range; reading a first error value of the intelligent capacitor test table body, substituting the first error value into a correction value error calculation formula 1 to calculate a first correction value, writing the first correction value into the capacitor, reading the first error value of the intelligent capacitor test table body again, judging whether the first error value is within a third preset range, finishing if not, and electrifying the table body if the first error value is within the third preset range; electrifying the console body, and performing phase correction on the console body under the conditions of voltage 240V, current 5A and power factor 0.5L; reading a second error value of the intelligent capacitor test table body, substituting the second error value into a correction value calculation formula 2 to calculate a second correction value, writing the second correction value into the intelligent capacitor, reading the second error value of the intelligent capacitor test table body again, judging whether the second error value is within a fourth preset range, finishing if not, and correcting the current gain of the channel B if the second error value is within the fourth preset range; and electrifying the console body, wherein the voltage is 240V, the current is 5A, and the power factor is 1.0 at the moment, reading a second current effective value of a channel B of the intelligent capacitor, substituting the second current effective value into a gain value calculation formula 3 to obtain a second gain value (error correction value) of the current effective value, writing the second gain value of the current effective value into the intelligent capacitor, reading the second current effective value of the intelligent capacitor again, judging whether the second current effective value is in a first preset effective value range, finishing if the second current effective value is not in the first preset range, and electrifying the console body if the second current effective value is in the first preset range.
It should be understood that although the various steps in the flow charts of fig. 2-3 are shown in order as indicated by the arrows, the steps are not necessarily performed in order as indicated by the arrows. The steps are not performed in the exact order shown and described, and may be performed in other orders, unless explicitly stated otherwise. Moreover, at least some of the steps in fig. 2-3 may include multiple steps or multiple stages, which are not necessarily performed at the same time, but may be performed at different times, which are not necessarily performed in sequence, but may be performed in turn or alternately with other steps or at least some of the other steps.
In one embodiment, as shown in fig. 3, there is provided an intelligent capacitor error correction apparatus, including: a first execution scheme file obtaining module 210, a test flow function executing module 220, an error correction value sending module 230, and a correcting module 240, wherein:
the first execution scheme file obtaining module 210 is configured to obtain, by the server, an error correction execution scheme file of the intelligent capacitor according to the first control code, where the error correction execution scheme includes a first test flow function corresponding to the first control code.
And the test flow function execution module 220 is configured to, by the server, obtain operation data from the intelligent capacitor according to the first test flow function in the error correction execution scheme file, and calculate an error correction value of the intelligent capacitor.
An error correction value sending module 230, configured to send the error correction value of the intelligent capacitor to the intelligent capacitor by the server.
And the correction module 240 is used for correcting the operation data by the intelligent capacitor according to the error correction value.
In one embodiment, the first execution scheme file obtaining module 210 includes: the control code acquisition unit is used for acquiring a first control code input by a tester and a sequencing position of the first control code by the server; a test flow function obtaining unit, configured to obtain, by the server, a corresponding first test flow function according to the first control code, and sort the first test flow function according to a sorting position of the first control code; wherein the first test flow function is stored in association with the first control code; and the error correction execution scheme generating unit is used for generating an error correction execution scheme file by the server according to the sequenced first test flow function.
In one embodiment, the first test flow function includes a running data acquisition function, an error calculation function; the error correction value transmission module 230 includes: the operation data acquisition function execution unit is used for acquiring operation data from the intelligent capacitor by the server according to the operation data acquisition function in the error correction execution scheme file; and the error calculation function execution unit is used for calculating the error correction value of the intelligent capacitor according to the operation data and the error calculation function in the error correction execution scheme file by the server.
In one embodiment, the operation data includes at least one of an effective current value and an active power sum.
In one embodiment, the first test flow function comprises a smart capacitor parameter initialization function; the intelligent capacitor error correction device further comprises: and the parameter initialization module is used for initializing the parameters of the intelligent capacitor by the server according to the parameter initialization function of the intelligent capacitor.
In one embodiment, the smart capacitor error correction apparatus further includes: the control execution scheme file acquisition module is used for acquiring a control execution scheme file of the intelligent capacitor test bench body by the server according to a second control code, wherein the control execution scheme file comprises a second test flow function corresponding to the second control code; the intelligent capacitor test bench body is used for simulating the field operation environment of the intelligent capacitor; the test flow function execution module is further configured to control the intelligent capacitor test platform body to perform parameter configuration and/or platform body operation according to the second test flow function in the control execution scheme file by the server.
In one embodiment, the parameter configuration includes at least one of a stage type configuration, a stage communication port configuration, a capacitor communication port configuration, a reference voltage configuration, a reference current configuration, a frequency configuration, a pulse constant configuration, and a parameter validity judgment; and/or the stage body operation comprises at least one of power-on operation, power-off operation, operation for reading the value of the intelligent capacitor and error reading operation.
For specific limitations of the smart capacitor error correction apparatus, reference may be made to the above limitations of the smart capacitor error correction method, which are not described herein again. The various modules in the above-described intelligent capacitor error correction apparatus may be implemented in whole or in part by software, hardware, and combinations thereof. The modules can be embedded in a hardware form or independent from a processor in the computer device, and can also be stored in a memory in the computer device in a software form, so that the processor can call and execute operations corresponding to the modules.
In one embodiment, a computer device is provided, which may be a server, the internal structure of which may be as shown in fig. 5. The computer device includes a processor, a memory, and a network interface connected by a system bus. Wherein the processor of the computer device is configured to provide computing and control capabilities. The memory of the computer device comprises a nonvolatile storage medium and an internal memory. The non-volatile storage medium stores an operating system, a computer program, and a database. The internal memory provides an environment for the operation of an operating system and computer programs in the non-volatile storage medium. The database of the computer device is used for storing the control codes and the test flow function data. The network interface of the computer device is used for communicating with an external terminal through a network connection. The computer program is executed by a processor to implement an intelligent capacitor error correction method.
Those skilled in the art will appreciate that the architecture shown in fig. 5 is merely a block diagram of some of the structures associated with the disclosed aspects and is not intended to limit the computing devices to which the disclosed aspects apply, as particular computing devices may include more or less components than those shown, or may combine certain components, or have a different arrangement of components.
In one embodiment, a computer device is further provided, which includes a memory and a processor, the memory stores a computer program, and the processor implements the steps of the above method embodiments when executing the computer program.
In an embodiment, a computer-readable storage medium is provided, on which a computer program is stored which, when being executed by a processor, carries out the steps of the above-mentioned method embodiments.
It will be understood by those skilled in the art that all or part of the processes of the methods of the embodiments described above can be implemented by hardware instructions of a computer program, which can be stored in a non-volatile computer-readable storage medium, and when executed, can include the processes of the embodiments of the methods described above. Any reference to memory, storage, database or other medium used in the embodiments provided herein can include at least one of non-volatile and volatile memory. Non-volatile Memory may include Read-Only Memory (ROM), magnetic tape, floppy disk, flash Memory, optical storage, or the like. Volatile Memory can include Random Access Memory (RAM) or external cache Memory. By way of illustration and not limitation, RAM can take many forms, such as Static Random Access Memory (SRAM) or Dynamic Random Access Memory (DRAM), among others.
The technical features of the above embodiments can be arbitrarily combined, and for the sake of brevity, all possible combinations of the technical features in the above embodiments are not described, but should be considered as the scope of the present specification as long as there is no contradiction between the combinations of the technical features.
The above-mentioned embodiments only express several embodiments of the present application, and the description thereof is more specific and detailed, but not construed as limiting the scope of the invention. It should be noted that, for a person skilled in the art, several variations and modifications can be made without departing from the concept of the present application, which falls within the scope of protection of the present application. Therefore, the protection scope of the present patent shall be subject to the appended claims.

Claims (9)

1. A smart capacitor error correction method, the method comprising:
the method comprises the steps that a server obtains an error correction execution scheme file of an intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the first control code;
the server acquires operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor;
the server sends the error correction value of the intelligent capacitor to the intelligent capacitor;
the intelligent capacitor corrects the operation data according to the error correction value;
the method includes the steps that the server obtains an error correction execution scheme file of the intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the control code, and the method includes the steps of:
the server acquires a first control code input by a tester and a sequencing position of the first control code;
the server acquires a corresponding first test flow function according to the first control code and sorts the first test flow function according to the sorting position of the first control code; wherein the first test flow function is stored in association with the first control code;
and the server generates an error correction execution scheme file according to the sequenced first test flow function.
2. The method of claim 1, wherein the first test flow function comprises a run data acquisition function, an error calculation function;
the server obtains operating data from the intelligent capacitor according to a first test flow function in the error correction execution scheme file, and calculates an error correction value of the intelligent capacitor, including:
the server acquires operating data from the intelligent capacitor according to an operating data acquisition function in the error correction execution scheme file;
and the server calculates the error correction value of the intelligent capacitor according to the operation data and the error calculation function in the error correction execution scheme file.
3. The method according to any of claims 1-2, wherein the operational data comprises at least one of an effective value of current, and a total of active power.
4. The method of claim 1, wherein the first test flow function comprises a smart capacitor parameter initialization function;
the server obtains an error correction execution scheme file of the intelligent capacitor according to the first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the control code, and the method includes the following steps:
and the server initializes the parameters of the intelligent capacitor according to the parameter initialization function of the intelligent capacitor.
5. The method of claim 1, further comprising:
the server acquires a control execution scheme file of the intelligent capacitor test bench body according to a second control code, wherein the control execution scheme file comprises a second test flow function corresponding to the second control code; the intelligent capacitor test bench body is used for simulating the field operation environment of the intelligent capacitor;
and the server controls the intelligent capacitor test table body to carry out parameter configuration and/or table body operation according to a second test flow function in the control execution scheme file.
6. The method of claim 5, wherein the parameter configuration comprises at least one of a stage type configuration, a stage communication port configuration, a capacitor communication port configuration, a reference voltage configuration, a reference current configuration, a frequency configuration, a pulse constant configuration, and a parameter validity determination; and/or the stage body operation comprises at least one of power-on operation, power-off operation, operation for reading the value of the intelligent capacitor and error reading operation.
7. An intelligent capacitor error correction apparatus, the apparatus comprising:
the system comprises a first execution scheme file acquisition module, a first test flow function acquisition module and a second test flow function acquisition module, wherein the first execution scheme file acquisition module is used for acquiring an error correction execution scheme file of the intelligent capacitor by a server according to a first control code, and the error correction execution scheme comprises a first test flow function corresponding to the first control code;
the test flow function execution module is used for acquiring operation data from the intelligent capacitor by the server according to a first test flow function in the error correction execution scheme file and calculating an error correction value of the intelligent capacitor;
the error correction value sending module is used for sending the error correction value of the intelligent capacitor to the intelligent capacitor by the server;
the correction module is used for correcting the operation data by the intelligent capacitor according to the error correction value;
the method includes the steps that the server obtains an error correction execution scheme file of the intelligent capacitor according to a first control code, wherein the error correction execution scheme includes a first test flow function corresponding to the control code, and the method includes the steps of:
the server acquires a first control code input by a tester and a sequencing position of the first control code;
the server acquires a corresponding first test flow function according to the first control code and sorts the first test flow function according to the sorting position of the first control code; wherein the first test flow function is stored in association with the first control code;
and the server generates an error correction execution scheme file according to the sequenced first test flow function.
8. A computer device comprising a memory and a processor, the memory storing a computer program, wherein the processor implements the steps of the method of any one of claims 1 to 6 when executing the computer program.
9. A computer-readable storage medium, on which a computer program is stored, which, when being executed by a processor, carries out the steps of the method of any one of claims 1 to 6.
CN202010957575.8A 2020-09-14 2020-09-14 Intelligent capacitor error correction method and device, computer equipment and storage medium Active CN111812445B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010957575.8A CN111812445B (en) 2020-09-14 2020-09-14 Intelligent capacitor error correction method and device, computer equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010957575.8A CN111812445B (en) 2020-09-14 2020-09-14 Intelligent capacitor error correction method and device, computer equipment and storage medium

Publications (2)

Publication Number Publication Date
CN111812445A CN111812445A (en) 2020-10-23
CN111812445B true CN111812445B (en) 2020-12-08

Family

ID=72859284

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010957575.8A Active CN111812445B (en) 2020-09-14 2020-09-14 Intelligent capacitor error correction method and device, computer equipment and storage medium

Country Status (1)

Country Link
CN (1) CN111812445B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112710366A (en) * 2020-12-07 2021-04-27 杭州炬华科技股份有限公司 Electronic water meter word-running error correction method and device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102082572A (en) * 2009-11-26 2011-06-01 联发科技股份有限公司 Calibration method and related calibration apparatus for capacitor array
CN102928812A (en) * 2012-11-22 2013-02-13 深圳市航天泰瑞捷电子有限公司 Calibration method and device for electric energy meter
CN105911506A (en) * 2016-04-18 2016-08-31 青岛高科通信股份有限公司 Correction method of electric energy meter and equipment
CN110568397A (en) * 2019-08-12 2019-12-13 浙江恒业电子有限公司 Electric energy meter correction method and system based on MCU software
CN111537944A (en) * 2020-05-20 2020-08-14 南京能瑞自动化设备股份有限公司 Calibration parameter determination method, microcontroller, metering chip and upper computer

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102082572A (en) * 2009-11-26 2011-06-01 联发科技股份有限公司 Calibration method and related calibration apparatus for capacitor array
CN102928812A (en) * 2012-11-22 2013-02-13 深圳市航天泰瑞捷电子有限公司 Calibration method and device for electric energy meter
CN105911506A (en) * 2016-04-18 2016-08-31 青岛高科通信股份有限公司 Correction method of electric energy meter and equipment
CN110568397A (en) * 2019-08-12 2019-12-13 浙江恒业电子有限公司 Electric energy meter correction method and system based on MCU software
CN111537944A (en) * 2020-05-20 2020-08-14 南京能瑞自动化设备股份有限公司 Calibration parameter determination method, microcontroller, metering chip and upper computer

Also Published As

Publication number Publication date
CN111812445A (en) 2020-10-23

Similar Documents

Publication Publication Date Title
CN113901675B (en) Electronic component service life prediction method and device, computer equipment and storage medium
US20230259432A1 (en) Testing method and testing device
CN111812445B (en) Intelligent capacitor error correction method and device, computer equipment and storage medium
CN111338616A (en) Protocol analysis code generation method and device and electronic equipment
CN111639002A (en) Method and system for testing sleep power consumption, computer equipment and storage medium
CN112285586A (en) BMS test method, device and system, simulation test equipment and storage medium
CN109218136B (en) WIFI connection performance test method and device, computer equipment and storage medium
CN110726937A (en) Method for determining a state noise covariance matrix and corresponding device
CN114584498B (en) Gateway equipment power-on and power-off test method, device, equipment, system and product
CN113189500B (en) Battery electric quantity calculation method and device, computer equipment and storage medium
CN112422369B (en) Method and device for determining offline time, storage medium and electronic device
CN107608844B (en) Method, system and device for testing hardware and computer readable storage medium
CN113359970A (en) Server power module current sharing test method, device, equipment and storage medium
CN112578270A (en) Test method and device for automatic calibration of reference voltage, storage medium and terminal
CN111176917A (en) Method, system, terminal and storage medium for testing functional stability of CPU SST-BF
CN115248783A (en) Software testing method, system, readable storage medium and computer equipment
CN114817070A (en) Server power software parameter debugging method, system, terminal and storage medium
CN109061434B (en) Board level circuit degradation testing method
CN105740114B (en) Fault tolerance test method and device for mobile terminal
CN115062571A (en) Dynamic selection method, system, equipment and computer readable storage medium for data area of integrated circuit device
CN113486498A (en) Equivalent circuit model parameter calibration method and device, terminal device and storage medium
CN112213615A (en) Radio frequency circuit debugging method and device, electronic equipment and storage medium
CN107102938B (en) Test script updating method and device
CN111781450A (en) Electric parameter sampling method, sampling device, earphone and readable storage medium
CN111291239A (en) Unit testing method, device, equipment and storage medium

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
TR01 Transfer of patent right
TR01 Transfer of patent right

Effective date of registration: 20230725

Address after: 9 Longtan Road, Cangqian street, Yuhang District, Hangzhou City, Zhejiang Province

Patentee after: HANGZHOU ZHENGHUA ELECTRONIC SCIENCE AND TECHNOLOGY Co.,Ltd.

Address before: 9 Longtan Road, Cangqian street, Yuhang District, Hangzhou City, Zhejiang Province

Patentee before: HANGZHOU SUNRISE TECHNOLOGY Co.,Ltd.