CN111694399A - Method and device for adjusting display clock - Google Patents
Method and device for adjusting display clock Download PDFInfo
- Publication number
- CN111694399A CN111694399A CN202010157368.4A CN202010157368A CN111694399A CN 111694399 A CN111694399 A CN 111694399A CN 202010157368 A CN202010157368 A CN 202010157368A CN 111694399 A CN111694399 A CN 111694399A
- Authority
- CN
- China
- Prior art keywords
- time
- internal
- external
- display
- driving chip
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 34
- 238000012937 correction Methods 0.000 claims abstract description 46
- 238000010586 diagram Methods 0.000 description 14
- 230000010355 oscillation Effects 0.000 description 6
- 101150117538 Set2 gene Proteins 0.000 description 5
- 235000012431 wafers Nutrition 0.000 description 4
- 101100042371 Caenorhabditis elegans set-3 gene Proteins 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 102100029768 Histone-lysine N-methyltransferase SETD1A Human genes 0.000 description 1
- 101000865038 Homo sapiens Histone-lysine N-methyltransferase SETD1A Proteins 0.000 description 1
- 101150055297 SET1 gene Proteins 0.000 description 1
- 101150104646 SET4 gene Proteins 0.000 description 1
- 230000001788 irregular Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/12—Synchronisation of different clock signals provided by a plurality of clock generators
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Electric Clocks (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
A method and apparatus for adjusting a display clock, the method comprising: obtaining a first external time by a processing unit, and transmitting the first external time to a display driving chip as a first internal time; obtaining a second external time by the processing unit after the first set time interval, and transmitting the second external time to the display driving chip; obtaining a first internal count value and a second internal time from the count of the second oscillator of the display driving wafer by the display driving wafer; calculating to obtain a second compensation ratio by using a display driving chip; and calculating a quotient of the ideal time count and the second compensation ratio by the display driving chip to obtain a second correction time count.
Description
Technical Field
The invention relates to a method and a device for adjusting a display clock; more particularly, the present invention relates to a method and apparatus for adjusting a display clock of a display of an electronic device.
Background
For electronic devices using batteries, how to reduce power consumption is an important issue. Taking the mobile device as an example, when the user does not use any service, the mobile device enters an idle mode (idle mode) until the next time the user uses the service, the idle mode is awakened (wakeup).
However, the mobile device still needs to Display time during charging or standby, so an idle Display (AOD) is developed, and when an Application Processor (AP) of the mobile device enters an idle mode, the AOD still can Display time on a screen of the mobile device through a Display Driver IC (DDI).
However, the processing unit and the display driver chip are independent chips, and the oscillation frequency of the Oscillator (OSC) of the two chips cannot be synchronized by setting due to the process variation and temperature. The longer the display driver chip counts independently, the greater the time error with the mobile device system due to the difference in oscillator frequency; the time error generated between different wafers and different ambient temperatures is also different.
Disclosure of Invention
An objective of the present invention is to provide a method and an apparatus for adjusting a display clock, so that the display time of an electronic device does not have an excessive difference before and after adjustment.
Another objective of the present invention is to provide a method and an apparatus for adjusting a display clock, which enable a processing unit of an electronic device to transmit time information at an unfixed time interval to adjust a display time of the electronic device.
Another objective of the present invention is to provide a method and an apparatus for adjusting a display clock, so that the display time of an electronic device after adjustment is consistent with the system time of the electronic device.
The invention provides a technical scheme for providing a method for adjusting a display clock, which comprises the following steps: obtaining a first external time by a processing unit, and transmitting the first external time to a display driving chip as a first internal time; obtaining a second external time by the processing unit after the first set time interval, and transmitting the second external time to the display driving chip; obtaining a first internal count value and a second internal time from the count of the second oscillator of the display driving wafer by the display driving wafer; calculating to obtain a second compensation ratio by using a display driving chip; and calculating a quotient of the ideal time count and the second compensation ratio by the display driving chip to obtain a second correction time count.
In one embodiment, the step of obtaining the first external time by the processing unit further comprises: (A1) the processing unit receives the first external time from the outside thereof.
In one embodiment, the step of obtaining the first external time by the processing unit further comprises: (A2) if the processing unit does not receive the first external time from the outside of the processing unit, the first external time is obtained from the count of a first oscillator of the processing unit.
In one embodiment, the method further comprises: (F) calculating the difference between the second external time and the second internal time by using the display driving chip to obtain a second internal and external time difference; and (G) if the second internal-external time difference is greater than a threshold, using the display driver chip to take the second external time as a second internal correction time, and replacing the second internal correction time with the second internal correction time.
In one embodiment, the method further comprises: (H) if the second internal-external time difference is not larger than a threshold value, the display driving chip obtains a second internal correction time according to the second correction time count, and the second internal correction time is substituted for the second internal time.
In one embodiment, the second compensation ratio comprises a second main compensation ratio; and the step of calculating the second compensation ratio further comprises: (D1) calculating the difference between the second external time and the first external time by using the display driving chip to obtain a first external time difference, and calculating according to the first external time difference to obtain a first external count value; and (D2) calculating the ratio of the first external count value to the first internal count value by the display driver IC to obtain the second main compensation ratio.
In one embodiment, the second compensation ratio further comprises a second auxiliary compensation ratio; and
the step of calculating the second compensation ratio further comprises: (D3) calculating to obtain the second auxiliary compensation proportion by the processing unit; and (D4) obtaining the second compensation ratio by the processing unit calculating the sum of the second main compensation ratio and the second auxiliary compensation ratio.
In one embodiment, the step of obtaining the second auxiliary compensation ratio further comprises: (D3a) calculating a difference between the second external time and the second internal time by using the display driver ic to obtain a first internal-external time difference; and (D3b) obtaining the corresponding second auxiliary compensation ratio by the display driver IC according to the first internal and external time difference.
Another technical solution of the present invention is to provide a device for adjusting a display clock, including: a processing unit; and a display unit coupled to the processing unit through the display driving chip; wherein the processing unit obtains a first external time and transmits the first external time to the display driving chip as a first internal time; after the first set time interval, the processing unit obtains a second external time and transmits the second external time to the display driving chip; the display driving chip obtains a first internal count value and a second internal time from the count of the second oscillator of the display driving chip; the display driving chip obtains a second compensation proportion through calculation; and the display driving chip calculates the quotient of the ideal time count and the second compensation proportion to obtain a second correction time count.
In one embodiment, the method further comprises: the processing unit receives the first external time from the outside thereof.
In one embodiment, the method further comprises: if the processing unit does not receive the first external time from the outside of the processing unit, the first external time is obtained from the count of a first oscillator of the processing unit.
In one embodiment, the method further comprises: the display driving chip calculates the difference between the second external time and the second internal time to obtain a second internal and external time difference; and if the second internal-external time difference is greater than a threshold value, the display driving wafer replaces the second internal time with the second external time and displays the second external time on the display unit.
In one embodiment, the method further comprises: if the second internal-external time difference is not larger than a threshold value, the display driving chip obtains a second internal correction time according to the second correction time count; and the display driving chip replaces the second internal time with the second internal correction time and displays the second internal correction time on the display unit.
In one embodiment, the second compensation ratio comprises a second main compensation ratio; the display driving chip calculates the difference between the second external time and the first external time to obtain a first external time difference, and calculates a first external count value according to the first external time difference; and the display driving chip calculates the ratio of the first external count value to the first internal count value to obtain the second main compensation proportion.
In one embodiment, the second compensation ratio calculated by the display driver chip further includes a second auxiliary compensation ratio; the method is characterized in that: the display driving chip obtains the second auxiliary compensation proportion through calculation; and the display driving chip obtains the second compensation proportion by calculating the sum of the second main compensation proportion and the second auxiliary compensation proportion.
In one embodiment, the calculating the second auxiliary compensation ratio by the display driver chip further comprises: the display driving chip calculates the difference between the second external time and the second internal time to obtain a first internal and external time difference; and the display driving chip obtains the corresponding second auxiliary compensation proportion according to the first internal and external time difference.
Drawings
FIG. 1A is a schematic diagram of an embodiment of adjusting display time;
FIG. 1B is a schematic diagram of an embodiment of adjusting display time;
FIG. 2 is a schematic diagram of an embodiment of adjusting display time;
FIG. 3 is a schematic diagram of an embodiment of adjusting display time;
FIG. 4 is a schematic diagram of an embodiment of the corresponding values of the internal and external time differences and the auxiliary compensation ratio;
FIG. 5 is a schematic diagram of an embodiment of adjusting display time;
FIG. 6 is a schematic diagram of an embodiment of an apparatus for adjusting a display clock.
Description of the main element symbols:
set1 first setting
Set2 second setting
Set3 third setting
Set4 fourth setting
P1 first set time interval
P2 second set time interval
P3 third set time interval
110 processing unit
130 first oscillator
To external time
To1 first external time
To2 second external time
To3 third external time
To4 fourth external time
Co1 first external count value
Co2 second external count value
Co3 third external count value
First external time difference of Do12
D difference between inside and outside times
Second difference between inside and outside times D2
Third internal and external time difference of D3
Fourth difference between inside and outside times of D4
TH threshold
210 display unit
220 display driving chip
230 second oscillator
First internal time of Ti1
Second internal time of Ti2
Third internal time of Ti3
Fourth internal time of Ti4
Ci1 first internal count value
Ci2 second internal count value
Ci3 third internal count value
Rc compensation ratio
Rc _ A Main Compensation ratio
Rc _ B auxiliary Compensation ratio
Rc2 second Compensation ratio
Rc2_ A second Main Compensation ratio
Rc2_ B second auxiliary Compensation ratio
Rc3 third Compensation ratio
Rc3_ A third Main Compensation ratio
Rc3_ B third auxiliary Compensation ratio
CL1 Ideal time count
Cr corrected time count
Second calibration time count of Cr2
Cr3 third corrected time count
Tic2 second internal correction time
Detailed Description
Fig. 1A is a schematic diagram of an embodiment of adjusting display time. As shown in fig. 1A, at the first setting Set1, the processing unit 110 obtains an external time To1 of 08:00:00 as the system time, and transmits To1 To the display driver chip 220 as a first internal time Ti1 of 08:00: 00. After the first Set time interval P1 is 5 minutes, the processing unit 110 obtains the second external time To2 is 08:10:00 at the second Set time 2, and transmits the second external time To the display driver chip 220; the display driver chip 220 obtains a first internal count value Ci1 of 14400frame from the count of the second oscillator 230 of the display driver chip 220 and a first internal time difference Di12 of 4min from the ideal count 3600frame/min, and obtains a second internal time Ti2 of 08:04: 00. The display driver chip 220 calculates a difference between the second external time To 2-08: 10:00 and the second internal time Ti 2-08: 04:00 To obtain a second internal/external time difference D2-6 minutes, which is greater than the threshold TH; the driver chip 220 is shown To set the second external time To 2-08: 10:00 as the second internal time Tic 2-08: 10:00, and To set the second internal time Tic 2-08: 10:00 instead of the second internal time Ti 2-08: 04: 00. In a preferred embodiment, the threshold TH is 2 minutes; when the second internal-external time difference D2 is greater than 2 minutes, it is determined that the second Set2 is the time correction from outside the processing unit 110, and the second external time is the correct time, so the time compensation correction is not performed in this situation, the second external time To 2: 08:10:00 is directly used as the second internal correction time Tic 2: 08:10:00, and the second internal correction time Tic2 is used To replace the second internal time Ti2, so the second internal time Ti2 is 08:10: 00. In one embodiment, the processing unit 110 receives a time correction from an application; in another embodiment, the processing unit 110 receives a time correction from a network time server.
The step of obtaining the first external time To1 with the processing unit 110 comprises receiving the external time To from outside thereof or obtaining the external time To from a count of the first oscillator 130 of the processing unit 110. The former is the time correction performed by the processing unit 110 and the external ideal time, and may be regular or irregular; the latter is the time obtained by the processing unit 110 according to the oscillation count of its first oscillator 130. If the processing unit 110 does not receive the external ideal time, the time obtained by counting the oscillations of the first oscillator 130 is used as the external time To.
FIG. 1B is a schematic diagram of an embodiment of adjusting display time. The difference between fig. 1B and fig. 1A is that the second inside-outside time difference D2 of fig. 1B is smaller than the threshold TH. As shown in fig. 1B, after the first Set time interval P1 is 5 minutes, the processing unit 110 obtains a second external time To2 at the second Set time 2 and transmits the second external time To2 at 08:05:00 To the display driver chip 220; the display driver chip 220 obtains the first internal count value 14400frame and the second internal time Ti2 08:04:00 from the count of the second oscillator 230 of the display driver chip 220. The display driver chip 220 is calculated to obtain the second compensation ratio Rc2, and calculates the quotient of the ideal time count CL1 and the second compensation ratio Rc2 to obtain the second corrected time count Cr 2. The driver chip 220 is shown calculating the difference between the second external time To2 of 08:05:00 and the second internal time Ti2 of 08:04:00 To obtain a second internal/external time difference D2 of 1 minute, which is smaller than the threshold TH. In a preferred embodiment, the threshold TH is 2 minutes. In a preferred embodiment, when the second internal and external time difference is less than or equal to the threshold, it is determined that the two chips are simply the errors of the respective oscillator counts caused by the process or the temperature, so that the compensation correction is performed. The display driver chip 220 obtains the second internal correction time Tic2 according to the second correction time count Cr2, and replaces the second internal correction time with Tic2 for the second internal time Ti 2.
The compensation ratio Rc includes a main compensation ratio Rc _ A and an auxiliary compensation ratio Rc _ B. In one embodiment, the compensation ratio Rc is the main compensation ratio Rc _ a, as shown in fig. 2. In another embodiment, the compensation ratio Rc is the sum of the main compensation ratio Rc1_ a and the auxiliary compensation ratio Rc _ B (Rc _ a + Rc _ B), as shown in fig. 3 and 5.
Fig. 2 is a schematic diagram of an embodiment of adjusting display time. As shown in fig. 2, after the first Set time interval P1 is 5 minutes, the processing unit 110 obtains a second external time To2 at a second Set time 2, and transmits the second external time To the display driver chip 220; the display driver chip 220 obtains a first internal count value Ci1 of 14400frame and a second internal time Ti2 of 08:04:00 from the count of the second oscillator 230 of the display driver chip 220; the display driver chip 220 calculates the difference between the second external time To2 To be 08:05:00 and the first external time To1 To be 08:00:00 To obtain a first external time difference Do12 To be 5 minutes, and calculates the product of the first external time difference and the ideal count 3600frame/min To obtain a first external count value Co1 To be 18000 frame; the driving chip 220 is shown calculating a ratio 18000/14400 between the first outer count value Co 1-18000 frame and the first inner count value Ci 1-14400 frame to obtain a second compensation ratio Rc 2-second main compensation ratio Rc2_ a-1.25. The display driver chip 220 calculates the quotient of the ideal time count CL 1-60 frame/sec and the second compensation ratio Rc 2-1.25 to obtain a second correction time count Cr 2-48 frame/sec; the original 60frame one second rotation is corrected to 48frame one second rotation. By adjusting the counting mode of the oscillator as time adjustment, the influence on other electronic elements in the electronic device which need to be calibrated with the oscillation frequency of the oscillator due to the adjustment of the oscillation frequency of the oscillator as time adjustment can be avoided.
As shown in fig. 2, after the second Set time interval P2 is 5 minutes, the processing unit 110 obtains a third external time To3 at 08:10:00 at a third Set3, and transmits the third external time To the display driver chip 220, and repeats the above steps at the second Set2 To obtain a third corrected time count Cr3 at 48 frames/sec; and this step is repeated for subsequent time corrections. The time correction is performed by repeating the steps after each set time interval, so that the correction time count Cr obtained each time is not a fixed value. In one embodiment, the set time intervals are the same time intervals, such as the first set time interval P1 and the second set time interval P2 of fig. 2; in another embodiment, the setting time intervals are different time intervals, such as the second setting time interval P2 and the third setting time interval P3 of fig. 2. In the embodiment of fig. 2, the oscillator offset is only corrected for the first oscillator 130 of the processing unit 110 and the second oscillator 230 of the display driver chip 220, so that the difference between the second external time To2 of 08:05:00 and the second internal time Ti2 of Ti2 of 08:04:00 is 1 minute when the first correction is performed at the second Set2, and the difference between the external time and the internal time is always maintained at 1 minute for the subsequent correction.
FIG. 3 is a schematic diagram of an embodiment of adjusting display time. The difference between fig. 3 and fig. 2 is that fig. 3 uses the sum (Rc _ a + Rc _ B) of the main compensation ratio Rc _ a and the auxiliary compensation ratio Rc _ B as the compensation ratio Rc. As shown in fig. 3, at the second setting Set2, the driver chip 220 is shown to obtain the second main compensation ratio Rc2_ a of 1.25 by the above method. The display driver chip 220 further obtains a second auxiliary compensation ratio Rc2_ B according to the difference between the second inner and outer time D2. FIG. 4 is a schematic diagram of an embodiment of the values of the internal and external time differences and the auxiliary compensation ratio. In one embodiment, the method for obtaining the corresponding auxiliary compensation ratio Rc _ B according to the internal and external time difference D is to perform a search according to a graph. In another embodiment, the method for obtaining the corresponding auxiliary compensation ratio Rc _ B according to the internal and external time difference D is converted according to a predefined function. As shown in fig. 3 and 4, the second internal/external time difference D2 is 1min 60sec, the corresponding second auxiliary compensation ratio Rc2_ B is 10% 0.1, so that the second compensation ratio Rc2 is Rc2_ a + Rc2_ B is 1.25+0.1 1 1.35, and the second correction time count Cr2 is 44.4 frame/sec; the original 60frame one second revolution is corrected to 44.4frame one second revolution. In the embodiment of fig. 3, in addition to performing the oscillator offset correction for the first oscillator 130 of the processing unit 110 and the second oscillator 230 of the display driver chip 220 and performing the difference compensation, the difference between the external time and the internal time is smaller, and the time difference between the external time and the internal time is from the second internal/external time difference D2 to 1min, the third internal/external time difference D3 to 36/60min, to the fourth internal/external time difference D4 to 12/60min, which are consistent with each other as the time is longer.
FIG. 5 is a schematic diagram of an embodiment of adjusting display time. The difference between fig. 5 and fig. 3 is that the set time interval may not be fixed. When the processing unit 110 needs to send the external time to the display driver 220 at the originally set time interval, it may cause a delay because other processes being processed cannot be sent on time at that time, and even if the external time and the internal time are not the same, the external time and the internal time can still be corrected.
FIG. 6 is a schematic diagram of an embodiment of an apparatus for adjusting a display clock. The apparatus shown therein may be used to perform the method of the embodiments described in fig. 1-5. As shown in fig. 6, the display unit 210 is coupled to the processing unit 110 through the display driver chip 220; the processing unit 110 has a first oscillator 130, and the display driver chip 220 has a second oscillator 230. In one embodiment, the display unit 210 is a display of an electronic device, and the processing unit 110 is a processor of the electronic device. In the preferred embodiment, the display unit 210 is a display screen of the mobile communication device, and the processing unit 110 is an Application Processor (AP) of the mobile communication device. The processing unit 110 obtains the first external time To1 and transmits it To the display driver chip 220 as the first internal time Ti 1. In one embodiment, the processing unit 110 receives the time correction from the application as the first external time To 1; in another embodiment, the processing unit 110 receives the time correction from the network time server as the first external time To 1. Since the processing unit 110 does not perform time correction at any time, if the processing unit 110 does not receive the external ideal time and performs time correction as the external time To, the time obtained by counting the oscillations of the first oscillator 130 is used as the external time To. In one embodiment, the external time To received by the processing unit 110 is the system time of the electronic device; in another embodiment, the display driver chip 220 uses the internal time Ti obtained from the counting of the second oscillator 230 as the display time of the electronic device.
By the invention, the display time of the electronic device can not generate overlarge difference before and after adjustment, and the situation of overlarge display time jump is avoided; if the processing unit cannot transmit the time information on time, the display time can be adjusted at an unfixed time interval. In addition, by correcting the offset of the oscillator of the processing unit and the display driving chip caused by the process or the temperature, the time difference between the corrected internal time and the external time can be kept consistent and is not larger. And further compensating the difference time by the compensation proportion corresponding to the internal and external time differences, so that the corrected internal time and the external time tend to be consistent.
Claims (16)
1. A method for adjusting a display clock, comprising:
(A) obtaining a first external time by a processing unit, and transmitting the first external time to a display driving chip as a first internal time;
(B) after a first set time interval, obtaining a second external time by the processing unit, and transmitting the second external time to the display driving chip;
(C) obtaining a first internal count value and a second internal time from the count of a second oscillator of the display driving chip by the display driving chip;
(D) calculating to obtain a second compensation ratio by the display driving chip; and
(E) calculating a quotient of an ideal time count and the second compensation ratio by the display driving chip to obtain a second calibration time count.
2. The method of adjusting a display clock of claim 1, wherein:
the step of obtaining the first external time with the processing unit further comprises:
(A1) the processing unit receives the first external time from the outside thereof.
3. The method of adjusting a display clock of claim 2, wherein:
the step of obtaining the first external time with the processing unit further comprises:
(A2) if the processing unit does not receive the first external time from the outside of the processing unit, the first external time is obtained from the count of a first oscillator of the processing unit.
4. The method of adjusting a display clock of claim 1, further comprising:
(F) calculating the difference between the second external time and the second internal time by using the display driving chip to obtain a second internal and external time difference; and
(G) if the second internal-external time difference is larger than a threshold value, the display driving chip takes the second external time as a second internal correction time, and the second internal correction time replaces the second internal time.
5. The method of adjusting a display clock of claim 4, further comprising:
(H) if the second internal-external time difference is not larger than a threshold value, the display driving chip obtains a second internal correction time according to the second correction time count, and the second internal correction time is substituted for the second internal time.
6. The method of adjusting a display clock of claim 1,
the second compensation proportion comprises a second main compensation proportion; and
the step of calculating the second compensation ratio further comprises:
(D1) calculating the difference between the second external time and the first external time by using the display driving chip to obtain a first external time difference, and calculating according to the first external time difference to obtain a first external count value; and
(D2) and calculating the ratio of the first external count value to the first internal count value by the display driving chip to obtain the second main compensation proportion.
7. The method of adjusting a display clock of claim 6,
the second compensation proportion further comprises a second auxiliary compensation proportion; and
the step of calculating the second compensation ratio further comprises:
(D3) calculating to obtain the second auxiliary compensation proportion by the processing unit; and
(D4) and calculating the sum of the second main compensation proportion and the second auxiliary compensation proportion by the processing unit to obtain the second compensation proportion.
8. The method of adjusting a display clock of claim 7,
the step of obtaining the second auxiliary compensation proportion further comprises:
(D3a) calculating a difference between the second external time and the second internal time by using the display driver ic to obtain a first internal-external time difference; and
(D3b) obtaining the second auxiliary compensation ratio corresponding to the first inner and outer time differences by the display driver IC.
9. An apparatus for adjusting a display clock, comprising:
a processing unit; and
a display unit including a display driver chip and coupled to the processing unit via the display driver chip; wherein
The processing unit obtains a first external time and transmits the first external time to the display driving chip as a first internal time;
after a first set time interval, the processing unit obtains a second external time and transmits the second external time to the display driving chip;
the display driving chip obtains a first internal count value and a second internal time from the count of a second oscillator of the display driving chip;
the display driving chip obtains a second compensation ratio through calculation; and
the display driving chip calculates a quotient of an ideal time count and the second compensation ratio to obtain a second calibration time count.
10. The apparatus for adjusting a display clock of claim 9, further comprising:
the processing unit receives the first external time from the outside thereof.
11. The apparatus for adjusting a display clock of claim 10, further comprising:
if the processing unit does not receive the first external time from the outside of the processing unit, the first external time is obtained from the count of a first oscillator of the processing unit.
12. The apparatus for adjusting a display clock of claim 9, further comprising:
the display driving chip calculates the difference between the second external time and the second internal time to obtain a second internal and external time difference; and
if the second internal-external time difference is greater than a threshold value, the display driving chip replaces the second internal time with the second external time and displays the second external time on the display unit.
13. The apparatus for adjusting a display clock of claim 12, further comprising:
if the second internal-external time difference is not larger than a threshold value, the display driving chip obtains a second internal correction time according to the second correction time count; and
the display driving chip replaces the second internal time with the second internal correction time and displays the second internal correction time on the display unit.
14. The apparatus for adjusting a display clock of claim 9, wherein:
the second compensation proportion comprises a second main compensation proportion;
the display driving chip calculates the difference between the second external time and the first external time to obtain a first external time difference, and calculates a first external count value according to the first external time difference; and
the display driving chip calculates the ratio of the first external count value to the first internal count value to obtain the second main compensation proportion.
15. The apparatus according to claim 14, wherein the second compensation ratio calculated by the display driver chip further comprises a second auxiliary compensation ratio; the method is characterized in that:
the display driving chip obtains the second auxiliary compensation proportion through calculation; and
the display driving chip obtains the second compensation ratio by calculating the sum of the second main compensation ratio and the second auxiliary compensation ratio.
16. The apparatus of claim 15, wherein the calculating the second auxiliary compensation ratio by the display driver chip further comprises:
the display driving chip calculates the difference between the second external time and the second internal time to obtain a first internal and external time difference; and
the display driving chip obtains the corresponding second auxiliary compensation proportion according to the first internal and external time difference.
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| TW108108790A TWI697877B (en) | 2019-03-15 | 2019-03-15 | Calibration method for display clock and apparatus thereof |
| TW108108790 | 2019-03-15 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111694399A true CN111694399A (en) | 2020-09-22 |
| CN111694399B CN111694399B (en) | 2022-02-25 |
Family
ID=72476267
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010157368.4A Active CN111694399B (en) | 2019-03-15 | 2020-03-09 | Method and device for adjusting display clock |
Country Status (2)
| Country | Link |
|---|---|
| CN (1) | CN111694399B (en) |
| TW (1) | TWI697877B (en) |
Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4903251A (en) * | 1989-09-05 | 1990-02-20 | Ford Motor Company | Accuracy adjustment for time-of-day clock using a microcontroller |
| CN1214777A (en) * | 1996-04-01 | 1999-04-21 | 汤姆森多媒体公司 | Real-time clock for consumer device and method for implementing such clock |
| CN1413054A (en) * | 2001-10-19 | 2003-04-23 | Lg电子株式会社 | Time error compensation device and method for terminal |
| CN1801008A (en) * | 2004-12-30 | 2006-07-12 | 昆达电脑科技(昆山)有限公司 | Automatic time correction method for electronic device |
| JP2007078405A (en) * | 2005-09-12 | 2007-03-29 | Kojima Press Co Ltd | Timing program of software timepiece |
| CN101128780A (en) * | 2005-02-24 | 2008-02-20 | 精工爱普生株式会社 | Clock signal output apparatus and control method of same, and electric apparatus and control method of same |
| KR100944705B1 (en) * | 2008-09-04 | 2010-02-26 | 한신전자 (주) | Automatic time adjusting device of master watch and slave watch for a ship using nmea telecommunication and pulse |
| TW201503082A (en) * | 2013-06-13 | 2015-01-16 | Samsung Electronics Co Ltd | Display driver integrated circuits, devices including display driver integrated circuits, and methods of operating display driver integrated circuits |
| CN104901687A (en) * | 2015-05-20 | 2015-09-09 | 珠海市杰理科技有限公司 | Method and system for calibrating clock frequency |
| TW201610768A (en) * | 2014-09-03 | 2016-03-16 | 創為精密材料股份有限公司 | Compensation time computing method and device for clock difference |
| CN106484155A (en) * | 2015-08-25 | 2017-03-08 | 原相科技(槟城)有限公司 | Navigation system and its clock correcting method |
| TWI594091B (en) * | 2015-08-18 | 2017-08-01 | Nat Chung-Shan Inst Of Science And Tech | Time correction method and system thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7652545B2 (en) * | 2007-12-07 | 2010-01-26 | Mediatek Inc. | System and method of calibrating real time clock utilizing average calibration |
| TW200952448A (en) * | 2008-06-10 | 2009-12-16 | Chunghwa Telecom Co Ltd | System for adjusting a telephone device clock and method thereof |
| CN102520608B (en) * | 2011-12-19 | 2014-04-02 | 深圳市航盛电子股份有限公司 | Method and device for automatically correcting automobile vehicle-mounted clock |
-
2019
- 2019-03-15 TW TW108108790A patent/TWI697877B/en active
-
2020
- 2020-03-09 CN CN202010157368.4A patent/CN111694399B/en active Active
Patent Citations (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4903251A (en) * | 1989-09-05 | 1990-02-20 | Ford Motor Company | Accuracy adjustment for time-of-day clock using a microcontroller |
| CN1214777A (en) * | 1996-04-01 | 1999-04-21 | 汤姆森多媒体公司 | Real-time clock for consumer device and method for implementing such clock |
| CN1413054A (en) * | 2001-10-19 | 2003-04-23 | Lg电子株式会社 | Time error compensation device and method for terminal |
| CN1801008A (en) * | 2004-12-30 | 2006-07-12 | 昆达电脑科技(昆山)有限公司 | Automatic time correction method for electronic device |
| CN101128780A (en) * | 2005-02-24 | 2008-02-20 | 精工爱普生株式会社 | Clock signal output apparatus and control method of same, and electric apparatus and control method of same |
| JP2007078405A (en) * | 2005-09-12 | 2007-03-29 | Kojima Press Co Ltd | Timing program of software timepiece |
| KR100944705B1 (en) * | 2008-09-04 | 2010-02-26 | 한신전자 (주) | Automatic time adjusting device of master watch and slave watch for a ship using nmea telecommunication and pulse |
| TW201503082A (en) * | 2013-06-13 | 2015-01-16 | Samsung Electronics Co Ltd | Display driver integrated circuits, devices including display driver integrated circuits, and methods of operating display driver integrated circuits |
| TW201610768A (en) * | 2014-09-03 | 2016-03-16 | 創為精密材料股份有限公司 | Compensation time computing method and device for clock difference |
| CN104901687A (en) * | 2015-05-20 | 2015-09-09 | 珠海市杰理科技有限公司 | Method and system for calibrating clock frequency |
| TWI594091B (en) * | 2015-08-18 | 2017-08-01 | Nat Chung-Shan Inst Of Science And Tech | Time correction method and system thereof |
| CN106484155A (en) * | 2015-08-25 | 2017-03-08 | 原相科技(槟城)有限公司 | Navigation system and its clock correcting method |
Non-Patent Citations (1)
| Title |
|---|
| 陈富涛: ""一种高精度温度补偿型实时钟电路"", 《电子与封装》 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111694399B (en) | 2022-02-25 |
| TW202036506A (en) | 2020-10-01 |
| TWI697877B (en) | 2020-07-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN100456858C (en) | Time error compensation device and method for terminal | |
| US8823434B2 (en) | Clock correction circuit and clock correction method | |
| US10416706B2 (en) | Calibration unit for calibrating an oscillator, oscillator arrangement and method for calibrating an oscillator | |
| EP2772822A1 (en) | Correction circuit and real-time clock circuit | |
| JP2007078405A (en) | Timing program of software timepiece | |
| WO2012109965A1 (en) | Frequency calibration method and device | |
| EP2715457A1 (en) | Correction of low accuracy clock | |
| CN111694399B (en) | Method and device for adjusting display clock | |
| TWI601384B (en) | Clock correction circuit and clock correction method and detection method | |
| TWI485987B (en) | Clock generation devices and methods and data transmission methods | |
| JP2000199792A (en) | Time piece and time correction method | |
| GB2335554A (en) | Radio synchronisation system | |
| JP2012195840A (en) | Communication apparatus and communication control method | |
| CN104103255A (en) | Display screen correction system and method | |
| CN110830033B (en) | Clock frequency compensation method and system for GNSS system, storage medium and terminal | |
| CN103513698B (en) | A kind of clock signal calibration, device and electronic equipment | |
| CN106797198B (en) | Oscillator and method for manufacturing oscillator | |
| CN104375696B (en) | The apparatus and method of touch screen induction value self-correcting | |
| JP2009260598A (en) | Radio apparatus | |
| JP6269407B2 (en) | Image forming apparatus | |
| TW201503601A (en) | On-chip oscillating method which is able to calibrate its frequency and on-chip oscillating apparatus which is able to calibrate its frequency | |
| JP2018128273A (en) | Time equipment and program | |
| JP2003270369A (en) | Time correction method and time correction device for real time clock | |
| US8994466B2 (en) | Methods for addressing aging of XO crystals | |
| KR200212557Y1 (en) | Standard time collection device for personal computer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |