CN111566614A - 位宽匹配电路、数据写入装置、数据读出装置和电子设备 - Google Patents

位宽匹配电路、数据写入装置、数据读出装置和电子设备 Download PDF

Info

Publication number
CN111566614A
CN111566614A CN201880002827.2A CN201880002827A CN111566614A CN 111566614 A CN111566614 A CN 111566614A CN 201880002827 A CN201880002827 A CN 201880002827A CN 111566614 A CN111566614 A CN 111566614A
Authority
CN
China
Prior art keywords
cache
group
data
read
modules
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201880002827.2A
Other languages
English (en)
Other versions
CN111566614B (zh
Inventor
李耀合
谭波
颜晓东
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Goodix Technology Co Ltd
Original Assignee
Shenzhen Goodix Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Goodix Technology Co Ltd filed Critical Shenzhen Goodix Technology Co Ltd
Publication of CN111566614A publication Critical patent/CN111566614A/zh
Application granted granted Critical
Publication of CN111566614B publication Critical patent/CN111566614B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)

Abstract

一种位宽匹配电路、数据写入装置、数据读出装置以及电子设备，位宽匹配电路包括：缓存阵列(101)、写入控制单元(102)、读出控制单元(103)，所述缓存阵列(101)包括多个缓存模块(111)，每个缓存模块(111)包括n个缓存单元，每个缓存单元用于缓存一位数据，n为非零整数；在向所述缓存阵列(101)写入数据时，所述多个缓存模块(111)被分成a1组，其中每组包括b1个所述缓存模块(111)，所述写入控制单元(102)用于控制向a1组中的第i组缓存模块写入数据，写入数据的位宽为b1*n位，a1、b1为非零整数，i为小于等于a1的非零整数；在从所述缓存阵列(101)中读出数据时，所述多个缓存模块(111)被分成a2组，其中每组包括b2个缓存模块(111)，所述读出控制单元(103)用于控制从a2组中第j组缓存模块读出数据，读出数据的位宽为b2*n位，a2、b2为非零整数，j为小于等于a2的非零整数。位宽匹配电路可实现位宽任意匹配的解决方案。

Description

PCT国内申请，说明书已公开。

Claims (22)

  1. PCT国内申请，权利要求书已公开。
CN201880002827.2A 2018-12-14 2018-12-14 位宽匹配电路、数据写入装置、数据读出装置和电子设备 Active CN111566614B (zh)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2018/121298 WO2020118713A1 (zh) 2018-12-14 2018-12-14 位宽匹配电路、数据写入装置、数据读出装置和电子设备

Publications (2)

Publication Number Publication Date
CN111566614A true CN111566614A (zh) 2020-08-21
CN111566614B CN111566614B (zh) 2023-09-08

Family

ID=71075584

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201880002827.2A Active CN111566614B (zh) 2018-12-14 2018-12-14 位宽匹配电路、数据写入装置、数据读出装置和电子设备

Country Status (2)

Country Link
CN (1) CN111566614B (zh)
WO (1) WO2020118713A1 (zh)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112073316A (zh) * 2020-09-09 2020-12-11 南京盛科网络有限公司 多通道位宽变化的数据传输系统、方法、设备和存储介质
CN114527953A (zh) * 2022-04-24 2022-05-24 深圳云豹智能有限公司 存储器数据处理系统、方法、装置、计算机设备和介质

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113986792B (zh) * 2021-10-26 2024-05-24 新华三信息安全技术有限公司 一种数据位宽转换方法及通信设备

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6101578A (en) * 1994-09-30 2000-08-08 Intel Corporation Method and apparatus for providing test mode access to an instruction cache and microcode ROM
US6112268A (en) * 1997-06-16 2000-08-29 Matsushita Electric Industrial Co., Ltd. System for indicating status of a buffer based on a write address of the buffer and generating an abort signal before buffer overflows
US20060171236A1 (en) * 2005-01-07 2006-08-03 Renesas Technology Corp. Semiconductor device
US20070005890A1 (en) * 2005-06-30 2007-01-04 Douglas Gabel Automatic detection of micro-tile enabled memory
CN101667451A (zh) * 2009-09-11 2010-03-10 西安电子科技大学 高速数据交换接口的数据缓存器及其数据缓存控制方法
CN101825997A (zh) * 2010-01-28 2010-09-08 北京天碁科技有限公司 一种异步先入先出存储器
CN101933005A (zh) * 2008-02-15 2010-12-29 飞思卡尔半导体公司 外围模块寄存器访问方法和装置
CN104407809A (zh) * 2014-11-04 2015-03-11 盛科网络（苏州）有限公司 多通道fifo缓冲器及其控制方法
CN104951412A (zh) * 2015-06-06 2015-09-30 华为技术有限公司 一种通过内存总线访问的存储装置
CN106663055A (zh) * 2014-06-05 2017-05-10 Gsi科技公司 涉及多存储体存储器电路系统的系统和方法
US20180267898A1 (en) * 2015-10-08 2018-09-20 Shanghai Zhaoxin Semiconductor Co., Ltd. Processor with selective data storage operable as either victim cache data storage or accelerator memory and having victim cache tags in lower level cache

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101261575B (zh) * 2008-02-26 2010-04-21 北京天碁科技有限公司 一种实现不等宽数据传输的异步先进先出存储器及方法
CN102654827B (zh) * 2011-03-02 2014-05-28 安凯(广州)微电子技术有限公司 一种先进先出缓冲器及缓存数据的方法
CN107204198B (zh) * 2016-03-18 2020-06-09 深圳市中兴微电子技术有限公司 高速访问双倍速率同步动态随机存储器的控制方法及装置

Patent Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6101578A (en) * 1994-09-30 2000-08-08 Intel Corporation Method and apparatus for providing test mode access to an instruction cache and microcode ROM
US6112268A (en) * 1997-06-16 2000-08-29 Matsushita Electric Industrial Co., Ltd. System for indicating status of a buffer based on a write address of the buffer and generating an abort signal before buffer overflows
US20060171236A1 (en) * 2005-01-07 2006-08-03 Renesas Technology Corp. Semiconductor device
US20070005890A1 (en) * 2005-06-30 2007-01-04 Douglas Gabel Automatic detection of micro-tile enabled memory
CN101933005A (zh) * 2008-02-15 2010-12-29 飞思卡尔半导体公司 外围模块寄存器访问方法和装置
CN101667451A (zh) * 2009-09-11 2010-03-10 西安电子科技大学 高速数据交换接口的数据缓存器及其数据缓存控制方法
CN101825997A (zh) * 2010-01-28 2010-09-08 北京天碁科技有限公司 一种异步先入先出存储器
CN106663055A (zh) * 2014-06-05 2017-05-10 Gsi科技公司 涉及多存储体存储器电路系统的系统和方法
CN104407809A (zh) * 2014-11-04 2015-03-11 盛科网络（苏州）有限公司 多通道fifo缓冲器及其控制方法
CN104951412A (zh) * 2015-06-06 2015-09-30 华为技术有限公司 一种通过内存总线访问的存储装置
US20180267898A1 (en) * 2015-10-08 2018-09-20 Shanghai Zhaoxin Semiconductor Co., Ltd. Processor with selective data storage operable as either victim cache data storage or accelerator memory and having victim cache tags in lower level cache

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
吕波;张涌;黄侃;石永彪;: "基于FPGA的四口RAM设计与实现", no. 01 *
杨金林;杨海钢;: "可重构存储器无地址冲突的访问机理及"比特标识"方法研究", no. 03 *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112073316A (zh) * 2020-09-09 2020-12-11 南京盛科网络有限公司 多通道位宽变化的数据传输系统、方法、设备和存储介质
CN114527953A (zh) * 2022-04-24 2022-05-24 深圳云豹智能有限公司 存储器数据处理系统、方法、装置、计算机设备和介质
CN114527953B (zh) * 2022-04-24 2022-07-08 深圳云豹智能有限公司 存储器数据处理系统、方法、装置、计算机设备和介质

Also Published As

Publication number Publication date
CN111566614B (zh) 2023-09-08
WO2020118713A1 (zh) 2020-06-18

Similar Documents

Publication Publication Date Title
US11183225B2 (en) Memories and methods for performing vector atomic memory operations with mask control and variable data length and data unit size
CN111566614B (zh) 位宽匹配电路、数据写入装置、数据读出装置和电子设备
US3553651A (en) Memory storage system
US9158683B2 (en) Multiport memory emulation using single-port memory devices
CN105843775A (zh) 片上数据划分读写方法、系统及其装置
US3275991A (en) Memory system
CN107622020B (zh) 一种数据存储方法、访问方法及装置
CN106502922A (zh) 一种fifo数据缓存器的数据读写方法及数据缓存器
CN116431099B (zh) 数据的处理方法、多输入输出队列电路及存储介质
CN112036236A (zh) 一种基于GhostNet的检测模型的训练方法、设备及介质
CN112749793A (zh) 用于神经网络的算术设备
CN109376988B (zh) 一种业务数据的处理方法和装置
US6629215B2 (en) Multiple port memory apparatus
CN105022609A (zh) 一种数据混洗方法和数据混洗单元
CN111142808B (zh) 存取设备及存取方法
CN112950456A (zh) 图像处理方法及装置、电子设备、计算机可读介质
US10997087B2 (en) Direct memory access
CN113064743A (zh) 一种环形缓冲区读写方法和装置
CN111984247A (zh) 一种业务处理方法、装置和电子设备
WO2015004571A1 (en) Method and system for implementing a bit array in a cache line
CN115098271B (zh) 一种多线程数据处理方法、装置、设备及介质
US9544229B2 (en) Packet processing apparatus and packet processing method
CN116126750B (zh) 一种基于硬件特性的数据处理的方法及装置
US11740900B2 (en) Associatively indexed circular buffer
WO2017024873A1 (zh) 一种存储单元和处理系统

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant