CN111523285B - Design method of circuit for releasing ultralow frequency waves - Google Patents
Design method of circuit for releasing ultralow frequency waves Download PDFInfo
- Publication number
- CN111523285B CN111523285B CN202010338486.5A CN202010338486A CN111523285B CN 111523285 B CN111523285 B CN 111523285B CN 202010338486 A CN202010338486 A CN 202010338486A CN 111523285 B CN111523285 B CN 111523285B
- Authority
- CN
- China
- Prior art keywords
- circuit
- module
- design
- test
- releasing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/398—Design verification or optimisation, e.g. using design rule check [DRC], layout versus schematics [LVS] or finite element methods [FEM]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
Abstract
The invention discloses a design method of a circuit for releasing ultralow frequency waves, which specifically comprises the following steps: the method comprises the steps of S1, editing processing required by a circuit design thought, S2, intelligent recommendation and screening of a circuit design model, S3, designing of an ultra-low frequency wave releasing circuit, S4, testing processing of the ultra-low frequency wave releasing circuit, S5, displaying, converting and storing data, and S6, assembling and debugging of the ultra-low frequency wave releasing circuit. The design method for releasing the ultra-low frequency wave circuit can realize that through designing a circuit design system, designers can directly finish conception of the circuit, recommend a circuit model, draw a circuit diagram and select electrical components in the design system, the purpose of quickly and conveniently designing the ultra-low frequency wave circuit is well achieved, manual drawing of a circuit general diagram and manual testing by the designers according to the required working environment are not needed, and a large amount of design time of the designers is saved.
Description
Technical Field
The invention relates to the technical field of circuit design, in particular to a design method of a circuit for releasing ultralow frequency waves.
Background
The circuit is a network formed by connecting electrical equipment and components in a certain way, which provides a path for current circulation, also called an electronic network, the size of the circuit can be greatly different, and the circuit is as small as an integrated circuit on a silicon chip and as large as a power transmission network, a circuit or called an electronic loop, which is a circuit system formed by connecting the electrical equipment and the components in a certain way, which provides a path for charge circulation, also called an electronic circuit or called an electronic loop, for short, a network or a loop, such as a resistor, a capacitor, an inductor, a diode, a triode, a switch and the like.
At present, the in-process of carrying out ultralow frequency wave circuit design, mostly need the designer to carry out manual drawing circuit general diagram and manual test according to required operational environment, however, can cost a large amount of design time of designer like this, designer's work burden has been increased, greatly reduced designer's work efficiency, can not realize through design circuit design system, make designer can directly accomplish the design of circuit in design system, recommend circuit model, draw the circuit diagram and select electrical components work, can't reach the purpose that not only quick but also convenient design goes out ultralow frequency wave circuit, thereby the circuit design work of giving people has brought very big inconvenience.
Disclosure of Invention
Technical problem to be solved
Aiming at the defects of the prior art, the invention provides a design method for releasing an ultra-low frequency wave circuit, which solves the problems that a designer needs to manually draw a circuit general diagram and manually test according to a required working environment, however, a great deal of design time is spent on the designer, the working load of the designer is increased, the working efficiency of the designer is greatly reduced, and the design of a circuit design system cannot be realized, so that the designer can directly finish the design of the circuit, recommend a circuit model, draw the circuit diagram and select electric appliance elements in the design system, and the purpose of quickly and conveniently designing the ultra-low frequency wave circuit cannot be achieved.
(II) technical scheme
In order to achieve the purpose, the invention is realized by the following technical scheme: a design method for releasing an ultralow frequency wave circuit specifically comprises the following steps:
s1, editing and processing the design circuit concept requirement: firstly, a designer interacts with the whole design system through a user interaction unit, the designer can send a control request to a central processing module through a user editing operation module, the central processing module can control a circuit design task and requirement summarizing module to be opened, the designer can edit the design task thought and the design requirement of the ultra-low frequency wave releasing circuit, and then the circuit design task and requirement summarizing module carries out intelligent analysis;
s2, designing intelligent recommendation and screening of a circuit model: then the central processing module controls a design circuit requirement identification module in the design scheme intelligent recommendation unit to identify the circuit design thought requirement edited in the step S1, then the similar design circuit extraction module can extract a similar circuit model from an analog circuit information base module in the networking data information base unit, then the most similar circuit model is screened out through the similar circuit screening display module, and then a designer can select a required circuit model through the user selection module;
s3, design of a release ultralow frequency wave circuit: then, a designer can design a unit circuit releasing the ultralow frequency wave circuit through a central processing module control unit circuit design module, then a design parameter calculation module in a total circuit intelligent design unit extracts a design algorithm from a design algorithm database module in a networking data information base module to calculate and process design parameters, and a component selection module can select required circuit components, so that a circuit model diagram releasing the ultralow frequency wave circuit is drawn through a total circuit diagram drawing module, then the circuit is examined through a circuit diagram examination module, and the successful circuit design can be confirmed after the examination is passed;
s4, releasing the test processing of the ultralow frequency wave circuit: the central processing module can control the circuit operation test unit to test the circuit designed in the step S3, a design main circuit import module in the circuit operation test unit imports the circuit designed in the step S3 into a test system, a test environment simulation setting module extracts test algorithm data from a test algorithm database module in the networking data information base unit to set parameters of a test environment, the test circuit is started to start the test module to test the whole circuit after the setting is finished, and then a test result analysis module is used for carrying out good analysis processing on a test result;
s5, displaying, converting and storing data: if the test in the step S4 is successful, the LED display module in the user interaction unit displays corresponding data, then digital-to-analog conversion is carried out through the digital-to-analog conversion module so as to send and display the data, and meanwhile, the central processing module can control the data storage module to store circuit data;
s6, assembling and debugging the ultra-low frequency wave releasing circuit: and releasing the ultralow frequency wave circuit for assembly and debugging after the test is finished according to the step S4.
Preferably, in step S1, the user interaction unit includes a user editing operation module, an LED display module and a digital-to-analog conversion module, and the user interaction unit is bidirectionally connected to the central processing module.
Preferably, the design scheme intelligent recommendation unit in step S2 includes a design circuit requirement identification module, a similar design circuit extraction module, a similar circuit screening display module, and a user selection module, where an output end of the design circuit requirement identification module is connected to an input end of the similar design circuit extraction module, an output end of the similar design circuit extraction module is connected to an input end of the similar circuit screening display module, and an output end of the similar circuit screening display module is connected to an input end of the user selection module.
Preferably, the intelligent total circuit design unit in the step S3 includes a design parameter calculation module, a component selection module, a total circuit diagram drawing module and a circuit diagram examination module, an output end of the design parameter calculation module is connected with an input end of the component selection module, an output end of the component selection module is connected with an input end of the total circuit diagram drawing module, and an output end of the total circuit diagram drawing module is connected with an input end of the circuit diagram examination module.
Preferably, the circuit operation test unit in step S4 includes a design main circuit import module, a test environment simulation setting module, a design circuit start test module, and a test result analysis module, an output end of the design main circuit import module is connected to an input end of the test environment simulation setting module, an output end of the test environment simulation setting module is connected to an input end of the design circuit start test module, and an output end of the design circuit start test module is connected to an input end of the test result analysis module.
Preferably, the networking data information base unit in the step S2 includes an analog circuit information base module, a design algorithm database module and a test algorithm database module.
Preferably, in the step S5, the central processing module is bidirectionally connected to the data storage module, and the central processing module is bidirectionally connected to the networked data information base unit through the networked data communication layer.
(III) advantageous effects
The invention provides a design method of a circuit for releasing ultralow frequency waves. Compared with the prior art, the method has the following beneficial effects:
(1) The design method of the circuit for releasing the ultra-low frequency waves comprises the following steps: s1, editing processing required by circuit design thought: firstly, a designer interacts with the whole design system through a user interaction unit, the designer can send a control request to a central processing module through a user editing operation module, and S2, intelligent recommendation and screening of a design circuit model are as follows: then the central processing module controls a design circuit requirement identification module in the design scheme intelligent recommendation unit to identify the circuit design thought requirement edited in the step S1, and S3, the design of the ultra-low frequency wave circuit is released: then designers can design and release the unit circuit of the ultra-low frequency circuit through the control unit circuit design module of the central processing module, then extract the design algorithm to the design algorithm database module in the networking database module through the design parameter calculation module in the intelligent design unit of the general circuit, S4, release the test treatment of the ultra-low frequency circuit: and then the central processing module can control the circuit operation test unit to test the circuit designed in the step S3, a design main circuit import module in the circuit operation test unit imports the circuit designed in the step S3 into a test system, and S5, data display, conversion and storage are carried out: if the test in the step S4 is successful, an LED display module in the user interaction unit displays corresponding data, then digital-to-analog conversion is carried out through a digital-to-analog conversion module, and S6, the assembly and debugging of the ultra-low frequency wave circuit are released: the ultralow frequency wave circuit is released for assembly and debugging after the test is completed according to the step S4, the circuit design system can be designed, so that designers can directly complete the conception of the circuit, recommend a circuit model, draw a circuit diagram and select electric elements in the design system, the aim of quickly and conveniently designing the ultralow frequency wave circuit is well fulfilled, the designers do not need to manually draw a circuit general diagram and manually test according to the required working environment, a large amount of design time of the designers is saved, the workload of the designers is lightened, the working efficiency of the designers is greatly improved, and the circuit design work of people is greatly facilitated.
(2) According to the design method for releasing the ultralow frequency wave circuit, the networking data information base unit comprises the analog circuit information base module, the design algorithm database module and the test algorithm database module, so that the whole design system can be connected with the external Internet, the data processing by utilizing big data is realized, and the intelligent degree of the whole design system is greatly improved.
(3) The design method of the circuit for releasing the ultra-low frequency waves comprises a design main circuit lead-in module, a test environment simulation setting module, a design circuit starting test module and a test result analysis module, wherein the output end of the design main circuit lead-in module is connected with the input end of the test environment simulation setting module, the output end of the test environment simulation setting module is connected with the input end of the design circuit starting test module, the output end of the design circuit starting test module is connected with the input end of the test result analysis module, the design circuit can be subjected to simulation test, whether the logic of the circuit is reasonable or not is confirmed, and therefore the designed circuit can be used normally.
Drawings
FIG. 1 is a flow chart of the present invention;
FIG. 2 is a schematic block diagram of the architecture of the design system of the present invention;
FIG. 3 is a schematic block diagram of the structure of an intelligent recommendation unit according to the design of the present invention;
FIG. 4 is a schematic block diagram of the structure of the intelligent design unit of the overall circuit of the present invention;
FIG. 5 is a schematic block diagram of the structure of the circuit operation test unit of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be obtained by a person skilled in the art without making any creative effort based on the embodiments in the present invention, belong to the protection scope of the present invention.
Referring to fig. 1-5, an embodiment of the invention provides a technical solution: a design method for releasing an ultralow frequency wave circuit specifically comprises the following steps:
s1, editing and processing the design circuit concept requirement: firstly, a designer interacts with the whole design system through a user interaction unit, the designer can send a control request to a central processing module through a user editing operation module, the central processing module can control a circuit design task and requirement summarizing module to be opened, the designer can edit the design task thought and the design requirement of the ultra-low frequency wave releasing circuit, and then the circuit design task and requirement summarizing module carries out intelligent analysis;
s2, designing intelligent recommendation and screening of a circuit model: then the central processing module controls a design circuit requirement identification module in the intelligent design scheme recommendation unit to identify the circuit design thought requirement edited in the step S1, then the similar design circuit extraction module can extract a similar circuit model from a simulation circuit information base module in the networking data information base unit, then the most similar circuit model is screened out through the similar circuit screening display module, and then a designer can select a required circuit model through the user selection module;
s3, design of a release ultralow frequency wave circuit: then, a designer can design a unit circuit releasing the ultralow frequency wave circuit through a central processing module control unit circuit design module, then a design parameter calculation module in a total circuit intelligent design unit extracts a design algorithm from a design algorithm database module in a networking data information base module to calculate and process design parameters, and a component selection module can select required circuit components, so that a circuit model diagram releasing the ultralow frequency wave circuit is drawn through a total circuit diagram drawing module, then the circuit is examined through a circuit diagram examination module, and the successful circuit design can be confirmed after the examination is passed;
s4, releasing the testing processing of the ultralow frequency wave circuit: the central processing module can control the circuit operation test unit to test the circuit designed in the step S3, a design main circuit import module in the circuit operation test unit imports the circuit designed in the step S3 into a test system, a test environment simulation setting module extracts test algorithm data from a test algorithm database module in the networking data information base unit to set parameters of a test environment, the test circuit is started to start the test module to test the whole circuit after the setting is finished, and then a test result analysis module is used for carrying out good analysis processing on a test result;
s5, displaying, converting and storing data: if the test in the step S4 is successful, an LED display module in the user interaction unit displays corresponding data, then digital-to-analog conversion is carried out through a digital-to-analog conversion module so as to send and display the data, and meanwhile, the central processing module can control the data storage module to store circuit data;
s6, assembling and debugging the ultra-low frequency wave releasing circuit: and releasing the ultralow frequency wave circuit for assembly and debugging after the test is finished according to the step S4.
In the invention, the user interaction unit in the step S1 comprises a user editing operation module, an LED display module and a digital-to-analog conversion module, and the user interaction unit is bidirectionally connected with the central processing module.
In the invention, the intelligent design scheme recommending unit in the step S2 comprises a design circuit requirement identifying module, a similar design circuit extracting module, a similar circuit screening and displaying module and a user selecting module, wherein the output end of the design circuit requirement identifying module is connected with the input end of the similar design circuit extracting module, the output end of the similar design circuit extracting module is connected with the input end of the similar circuit screening and displaying module, and the output end of the similar circuit screening and displaying module is connected with the input end of the user selecting module.
In the invention, the intelligent design unit of the total circuit in the step S3 comprises a design parameter calculation module, a component selection module, a total circuit diagram drawing module and a circuit diagram examination module, wherein the output end of the design parameter calculation module is connected with the input end of the component selection module, the output end of the component selection module is connected with the input end of the total circuit diagram drawing module, and the output end of the total circuit diagram drawing module is connected with the input end of the circuit diagram examination module.
In the invention, the circuit operation test unit in the step S4 comprises a design total circuit import module, a test environment simulation setting module, a design circuit start test module and a test result analysis module, wherein the output end of the design total circuit import module is connected with the input end of the test environment simulation setting module, the output end of the test environment simulation setting module is connected with the input end of the design circuit start test module, and the output end of the design circuit start test module is connected with the input end of the test result analysis module.
In the invention, the networking data information base unit in the step S2 comprises an analog circuit information base module, a design algorithm database module and a test algorithm database module.
In the invention, the central processing module and the data storage module realize bidirectional connection in the step S5, and the central processing module and the networking data information base unit realize bidirectional connection through the networking data communication layer.
It is noted that, herein, relational terms such as first and second, and the like may be used solely to distinguish one entity or action from another entity or action without necessarily requiring or implying any actual such relationship or order between such entities or actions. Also, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
Although embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that changes, modifications, substitutions and alterations can be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.
Claims (7)
1. A design method for releasing an ultralow frequency wave circuit is characterized in that: the method specifically comprises the following steps:
s1, editing and processing the design circuit concept requirement: firstly, a designer interacts with the whole design system through a user interaction unit, the designer can send a control request to a central processing module through a user editing operation module, the central processing module can control a circuit design task and requirement summarizing module to be opened, the designer can edit a design task thought and a design requirement for releasing an ultra-low frequency circuit, and then the circuit design task and requirement summarizing module carries out intelligent analysis;
s2, designing intelligent recommendation and screening of a circuit model: then the central processing module controls a design circuit requirement identification module in the design scheme intelligent recommendation unit to identify the circuit design thought requirement edited in the step S1, then the similar design circuit extraction module can extract a similar circuit model from an analog circuit information base module in the networking data information base unit, then the most similar circuit model is screened out through the similar circuit screening display module, and then a designer can select a required circuit model through the user selection module;
s3, design of a release ultralow frequency wave circuit: then, a designer can design a unit circuit releasing the ultralow frequency wave circuit through a central processing module control unit circuit design module, then a design parameter calculation module in a total circuit intelligent design unit extracts a design algorithm from a design algorithm database module in a networking data information base module to calculate and process design parameters, and a component selection module can select required circuit components, so that a circuit model diagram releasing the ultralow frequency wave circuit is drawn through a total circuit diagram drawing module, then the circuit is examined through a circuit diagram examination module, and the successful circuit design can be confirmed after the examination is passed;
s4, releasing the testing processing of the ultralow frequency wave circuit: the central processing module can control the circuit operation test unit to test the circuit designed in the step S3, a design main circuit import module in the circuit operation test unit imports the circuit designed in the step S3 into a test system, a test environment simulation setting module extracts test algorithm data from a test algorithm database module in the networking data information base unit to set parameters of a test environment, the test circuit is started to start the test module to test the whole circuit after the setting is finished, and then a test result analysis module is used for carrying out good analysis processing on a test result;
s5, displaying, converting and storing data: if the test in the step S4 is successful, the LED display module in the user interaction unit displays corresponding data, then digital-to-analog conversion is carried out through the digital-to-analog conversion module so as to send and display the data, and meanwhile, the central processing module can control the data storage module to store circuit data;
s6, assembling and debugging the ultra-low frequency wave releasing circuit: and releasing the ultralow frequency wave circuit for assembly and debugging after the test is finished according to the step S4.
2. The method of claim 1, wherein the step of designing a circuit for discharging ultra low frequency waves comprises: and in the step S1, the user interaction unit comprises a user editing operation module, an LED display module and a digital-to-analog conversion module, and is in bidirectional connection with the central processing module.
3. The design method of releasing an ultra low frequency circuit as claimed in claim 1, wherein: the design scheme intelligent recommendation unit in the step S2 comprises a design circuit requirement identification module, a similar design circuit extraction module, a similar circuit screening display module and a user selection module, wherein the output end of the design circuit requirement identification module is connected with the input end of the similar design circuit extraction module, the output end of the similar design circuit extraction module is connected with the input end of the similar circuit screening display module, and the output end of the similar circuit screening display module is connected with the input end of the user selection module.
4. The design method of releasing an ultra low frequency circuit as claimed in claim 1, wherein: and the intelligent total circuit design unit in the step S3 comprises a design parameter calculation module, a component selection module, a total circuit diagram drawing module and a circuit diagram examination module, wherein the output end of the design parameter calculation module is connected with the input end of the component selection module, the output end of the component selection module is connected with the input end of the total circuit diagram drawing module, and the output end of the total circuit diagram drawing module is connected with the input end of the circuit diagram examination module.
5. The method of claim 1, wherein the step of designing a circuit for discharging ultra low frequency waves comprises: the circuit operation test unit in the step S4 comprises a design main circuit leading-in module, a test environment simulation setting module, a design circuit starting test module and a test result analysis module, wherein the output end of the design main circuit leading-in module is connected with the input end of the test environment simulation setting module, the output end of the test environment simulation setting module is connected with the input end of the design circuit starting test module, and the output end of the design circuit starting test module is connected with the input end of the test result analysis module.
6. The method of claim 1, wherein the step of designing a circuit for discharging ultra low frequency waves comprises: and the networking data information base unit in the step S2 comprises an analog circuit information base module, a design algorithm database module and a test algorithm database module.
7. The design method of releasing an ultra low frequency circuit as claimed in claim 1, wherein: and in the step S5, the central processing module is in bidirectional connection with the data storage module, and the central processing module is in bidirectional connection with the networking data information base unit through the networking data communication layer.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010338486.5A CN111523285B (en) | 2020-04-26 | 2020-04-26 | Design method of circuit for releasing ultralow frequency waves |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202010338486.5A CN111523285B (en) | 2020-04-26 | 2020-04-26 | Design method of circuit for releasing ultralow frequency waves |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN111523285A CN111523285A (en) | 2020-08-11 |
| CN111523285B true CN111523285B (en) | 2023-04-14 |
Family
ID=71904693
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202010338486.5A Active CN111523285B (en) | 2020-04-26 | 2020-04-26 | Design method of circuit for releasing ultralow frequency waves |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111523285B (en) |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006323749A (en) * | 2005-05-20 | 2006-11-30 | ▲懐▼岸 ▲温▼ | Circuit design platform |
| CN101000638A (en) * | 2006-01-13 | 2007-07-18 | 英业达股份有限公司 | Computer aided high frequency circuit model analog analysing method and system |
| CN101021721A (en) * | 2007-01-26 | 2007-08-22 | 西安交通大学 | Three-bus structure-based intelligent monitoring unit special integrated circuit |
| US7328420B1 (en) * | 2004-11-18 | 2008-02-05 | Altera Corporation | Circuit design tools with optimization assistance |
| US8356000B1 (en) * | 2000-04-13 | 2013-01-15 | John R. Koza | Method and apparatus for designing structures |
| CN105243225A (en) * | 2015-10-29 | 2016-01-13 | 中国科学院国家空间科学中心 | Field effect transistor-based circuit design method for low noise source |
| US9305133B1 (en) * | 2014-09-04 | 2016-04-05 | Cadence Design Systems, Inc. | System and method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor |
| US10204187B1 (en) * | 2015-12-28 | 2019-02-12 | Cadence Design Systems, Inc. | Method and system for implementing data reduction for waveform data |
| CN208754243U (en) * | 2018-09-04 | 2019-04-16 | 上海试源电子科技有限公司 | A kind of ultralow frequency pulse generation and release ultralow frequency wave circuit |
| CN110659515A (en) * | 2019-11-29 | 2020-01-07 | 杭州基尔区块链科技有限公司 | Open type integrated circuit collaborative design cloud platform and method thereof |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7007251B2 (en) * | 2003-11-12 | 2006-02-28 | International Business Machines Corporation | Database mining system and method for coverage analysis of functional verification of integrated circuit designs |
| US7559045B2 (en) * | 2006-12-22 | 2009-07-07 | Inventec Corporation | Database-aided circuit design system and method therefor |
| US10445699B2 (en) * | 2014-01-30 | 2019-10-15 | Mentor Graphics Corporation | Social electronic design automation |
-
2020
- 2020-04-26 CN CN202010338486.5A patent/CN111523285B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8356000B1 (en) * | 2000-04-13 | 2013-01-15 | John R. Koza | Method and apparatus for designing structures |
| US7328420B1 (en) * | 2004-11-18 | 2008-02-05 | Altera Corporation | Circuit design tools with optimization assistance |
| JP2006323749A (en) * | 2005-05-20 | 2006-11-30 | ▲懐▼岸 ▲温▼ | Circuit design platform |
| CN101000638A (en) * | 2006-01-13 | 2007-07-18 | 英业达股份有限公司 | Computer aided high frequency circuit model analog analysing method and system |
| CN101021721A (en) * | 2007-01-26 | 2007-08-22 | 西安交通大学 | Three-bus structure-based intelligent monitoring unit special integrated circuit |
| US9305133B1 (en) * | 2014-09-04 | 2016-04-05 | Cadence Design Systems, Inc. | System and method for selective application and reconciliation of hierarchical ordered sets of circuit design constraints within a circuit design editor |
| CN105243225A (en) * | 2015-10-29 | 2016-01-13 | 中国科学院国家空间科学中心 | Field effect transistor-based circuit design method for low noise source |
| US10204187B1 (en) * | 2015-12-28 | 2019-02-12 | Cadence Design Systems, Inc. | Method and system for implementing data reduction for waveform data |
| CN208754243U (en) * | 2018-09-04 | 2019-04-16 | 上海试源电子科技有限公司 | A kind of ultralow frequency pulse generation and release ultralow frequency wave circuit |
| CN110659515A (en) * | 2019-11-29 | 2020-01-07 | 杭州基尔区块链科技有限公司 | Open type integrated circuit collaborative design cloud platform and method thereof |
Non-Patent Citations (1)
| Title |
|---|
| 方惠蓉 ; .智能优化算法在集成电路设计中的应用研究.科技创新导报.2015,第12卷(第22期),第44-47页. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN111523285A (en) | 2020-08-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN104394044B (en) | The method and apparatus of self-defined smart machine scene mode | |
| US8589886B2 (en) | System and method for automatic hardware and software sequencing of computer-aided design (CAD) functionality testing | |
| CN101753227B (en) | Radio frequency (RF) testing system and method for testing RF of multiple mobile communication devices | |
| CN110389896A (en) | Code automated analysis and test method, device and computer readable storage medium | |
| CN110426554B (en) | Household load electrical characteristic extraction method and device and computer readable storage medium | |
| CN111400186A (en) | Performance test method and system | |
| CN106681160A (en) | Method and device for controlling intelligent equipment | |
| CN106130794A (en) | A kind of fault handling method and device | |
| CN105024997A (en) | Method and device for associating control terminal with controlled terminal | |
| CN111523285B (en) | Design method of circuit for releasing ultralow frequency waves | |
| CN109582155A (en) | Input recommended method, device, storage medium and the electronic equipment of associational word | |
| CN111443248A (en) | Inverter performance index test data extraction system and method | |
| CN110941910A (en) | Intelligent auxiliary method and system for power grid three-dimensional design review | |
| CN112732237B (en) | Method and system for constructing code-free development technology model | |
| CN106657514B (en) | Terminal testing method and testing device | |
| CN103996142A (en) | Electrical test measurement and control management method based on portable terminal | |
| CN108364186A (en) | Processing method, device, server and the storage medium of demand information | |
| CN110457219B (en) | Method and device for selecting time when test script is recorded | |
| CN112256555A (en) | Automatic test case management system and test case execution state conversion method | |
| CN111798845A (en) | Off-line voice control method and device for smart home and storage device | |
| Nilsen et al. | Framework for Modeling and Simulation of Household Appliances | |
| CN112464085B (en) | House source recommendation method and device, electronic equipment and storage medium | |
| CN111488389A (en) | Method and device for generating design drawing of target project | |
| CN109672882A (en) | Set-top box tuner test method, terminal and storage medium | |
| CN113761825B (en) | Circuit system for self-selecting capacitor based on user demand |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |