CN111382093A - Source synchronous circuit of data transmission interface - Google Patents
Source synchronous circuit of data transmission interface Download PDFInfo
- Publication number
- CN111382093A CN111382093A CN201811629365.5A CN201811629365A CN111382093A CN 111382093 A CN111382093 A CN 111382093A CN 201811629365 A CN201811629365 A CN 201811629365A CN 111382093 A CN111382093 A CN 111382093A
- Authority
- CN
- China
- Prior art keywords
- synchronous
- signals
- signal
- delay
- original
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/1668—Details of memory controller
- G06F13/1689—Synchronisation and timing concerns
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
The invention provides a source synchronous circuit of a data transmission interface, which is configured on the interface connection between a dynamic random access memory and a system on a chip, and comprises: an arbitration module and a delay module; the arbitration module is suitable for receiving at least two original synchronous signals and generating a control signal to control the delay of the delay module by judging the sequence and the time difference of the original synchronous signals; the original synchronous signals are delayed through the delay module, so that at least 2 synchronous signals are changed into 2N or 2N-1 change synchronous signals, wherein N is a natural number which is more than or equal to 2.
Description
Technical Field
The present invention relates to the field of data transmission, and in particular, to a source synchronous circuit of a data transmission interface.
Background
With the development of technology, the speed of data transmission is faster and faster, and in order to meet various complex applications, the data throughput is larger and larger, and firstly, the frequency is increased and the number of interfaces is increased. A common method is that a source synchronous interface, that is, a transmitting end transmits a clock signal or a synchronization signal while transmitting data.
In the conventional source synchronous interface circuit, when there are a plurality of data channels, one clock channel or synchronous channel cannot satisfy all data synchronization. It is common practice to add a clock channel or a synchronization channel, and it is common practice to share a synchronization signal for every 8 data or 16 data or even more. If there are 128 data channels, one for each 32, then 4 synchronization signals are required. In a source synchronous interface circuit, the number of synchronous signals needs to be reduced as much as possible.
Disclosure of Invention
In order to reduce the number of synchronous signals in the source synchronous interface circuit, the invention provides a source synchronous circuit of a data transmission interface, which is configured in the interface connection between a dynamic random access memory and a system on a chip, and comprises: an arbitration module and a delay module; the arbitration module is suitable for receiving at least two original synchronous signals and generating a control signal to control the delay of the delay module by judging the sequence and the time difference of the original synchronous signals; the original synchronous signals are delayed through the delay module, so that at least 2 synchronous signals are changed into 2N or 2N-1 change synchronous signals, wherein N is a natural number which is more than or equal to 2.
Preferably, a plurality of data signals are included between the dynamic random access memory and the system on chip, and the plurality of data signals share the synchronization signal in groups.
Preferably, the delay modules include 2N or 2N-1 delay modules, where N is a natural number greater than or equal to 2.
Preferably, when N =2, the 2N delay modules are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a; where x =1/3, y = -1/3 or x = -1/3, y =1/3, depending on the precedence order of the synchronization signals, and a is close to the two synchronization signal time difference c.
Preferably, when N =3, the 2N delay modules are respectively: td = b +0 a, td = b + x1*a; td=b+x2*a;td=b+y1*a; td=b+y2A td = b +0 a; wherein x1=0.2,x2=0.4,y1=-0.2,y2=0.4 or x1=-0.2,x2=-0.4,y1=0.2,y2=0.4, a is close to the two synchronization signal time difference c, depending on the precedence order of the synchronization signals.
Preferably, when N is a natural number greater than 3, 2N or 2N-1 signals can be obtained by adjusting the x value and the y value.
Preferably, when 2N-1 signals need to be generated, only one signal needs to be generated on the basis of 2N-2, wherein the signal is td = b + x a, and x is a value close to 0.5.
Preferably, the original synchronization signal includes a first synchronization signal and a second synchronization signal; in the arbitration module, the first synchronization signal is connected to a first end of a logic AND gate; the second synchronous signal is connected to the NOT gate and then connected to the second end of the logic AND gate to generate a first pulse;
the second synchronous signal is connected to the first end of the logic AND gate; the first synchronization signal is connected to the NOT gate and then connected to the second end of the logic AND gate to generate a second pulse;
and judging the time difference of the original synchronous signal by comparing the widths of the first pulse and the second pulse, and arbitrating the original synchronous signal.
Preferably, the original synchronization signal comprises a first synchronization signal and a second synchronization signal, and a first pulse and a second pulse are generated through the arbitration module; and arbitrating the original synchronous signal according to the synchronization of the first pulse and the second pulse with the rising edges of the first synchronous signal and the second synchronous signal.
By the source synchronous circuit, 2 synchronous signals at the interface end can be recovered and converted into 2N or 2N-1 output synchronous signals, namely, the problem of sharing a plurality of data signals can be realized by adopting 2 synchronous signals, and synchronous signal interfaces are reduced.
Drawings
FIG. 1 is a block diagram of a source synchronous circuit according to an embodiment of the present invention;
FIG. 2 is a timing diagram of an original sync signal and a modified sync signal corresponding to the embodiment of FIG. 1 according to the present invention;
FIG. 3 is a diagram of a delay unit according to an embodiment of the present invention;
FIG. 4 is a schematic diagram of a delay unit according to another embodiment of the present invention;
FIG. 5 is a schematic diagram of a delay unit according to yet another embodiment of the present invention;
FIG. 6 is a block diagram of an arbitration module according to an embodiment of the present invention;
FIG. 7 is a timing diagram illustrating a signal sequence according to the embodiment of FIG. 6;
FIG. 8 is another timing diagram of the embodiment of FIG. 6 according to the present invention;
FIG. 9 is a block diagram of an arbitration module according to another embodiment of the present invention;
FIG. 10 is a block diagram of a source synchronous circuit according to another embodiment of the present invention;
FIG. 11 is a block diagram of a source synchronous circuit according to yet another embodiment of the present invention.
Detailed Description
In order to make the aforementioned objects, features and advantages of the present invention comprehensible, embodiments accompanied with figures are described in detail below.
The invention provides a source synchronous circuit of a data transmission interface, which is configured on the interface connection between a dynamic random access memory and a system on a chip, and comprises: an arbitration module and a delay module; the arbitration module is suitable for receiving at least two original synchronous signals and generating a control signal to control the delay of the delay module by judging the sequence and the time difference of the original synchronous signals; the original synchronous signals are delayed through the delay module, so that at least 2 synchronous signals are changed into 2N or 2N-1 change synchronous signals, wherein N is a natural number which is more than or equal to 2. The dynamic random access memory and the system on chip also comprise a plurality of data signals, and the plurality of data signals share the synchronous signal in groups.
The present invention will now be described with reference to specific examples,
first, an example of delaying an original synchronization signal by a delay module to change at least 2 synchronization signals into 2N modified synchronization signals is described, where N is a natural number greater than or equal to 2.
Please refer to fig. 1 and fig. 2. Fig. 1 is a block diagram of a source synchronous circuit according to an embodiment of the present invention, and fig. 2 is a timing diagram of an original synchronous signal and a modified synchronous signal corresponding to the embodiment of fig. 1 according to the present invention; in the embodiment of fig. 1 of the present invention, two original synchronization signals dqs1 and dqs2 are provided, and 4 modified synchronization signals dqs <0>100, dqs <1>200, dqs <2>300, and dqs <3>400 can be recovered at a receiving end, the circuit includes an arbitration module 10 and a delay module, the delay module includes 4 delay modules, which are respectively a first delay unit 210, a second delay unit 220, a third delay unit 230, and a fourth delay unit 240, and each delay unit has the same structure and is a controllable delay unit. The sequence of dqs1 and dqs2 and the time difference are used to generate control signals to determine the delay of the delay module. Two signals dqs <1>200 and dqs <2>300 are linearly inserted between the resulting signals dqs <0>100 and dqs <3> 400. Where dqs1 is the time difference between two original sync signals at dqs2 is c, the change sync signal dqs <0>100, the time difference between dqs <1>200 is a, the time difference between dqs <0>100 and dqs1 is b, the delay a is positive if dqs1 precedes dqs2, and the delay a is negative if dqs2 precedes dqs 1. The delay of the first delay unit 210 is td = b, the delay of the second delay unit 220 is td = b-a, the delay of the third delay unit 230 is td = b + a, and the delay of the fourth delay unit 240 is td = b.
Referring to fig. 3, fig. 3 is a schematic diagram of a delay unit according to an embodiment of the present invention, the delay unit is a MOS stage circuit, and is connected by a 4-stage circuit, a general delay module is a cascade of delay units, n1 and p1 are always opposite signals, p2 and n2 are always opposite signals, and n3 and p3 are always opposite signals. For delay b cells, p1, p2, p3 are tied to 010 or 100, for delay b + a cells, p1, p2, p3 are tied to 000, and for delay b-a cells, p1, p2, p3 are tied to 111. By adjusting the ratio of the several tubes, it is possible to obtain a ratio of exactly one third of c.
Referring to fig. 4, fig. 4 is a schematic diagram of a delay unit according to another embodiment of the present invention, in which the delay unit is composed of a plurality of not gates, and a selector can select a large delay or a small delay to achieve the speed-up and slow-down effects.
Referring to fig. 5, fig. 5 is a schematic diagram of a delay unit according to another embodiment of the present invention, in which the delay unit includes a plurality of nand gates, and the delay is adjusted by selecting different numbers of nand gates through which signals can pass.
Referring to fig. 6, fig. 7 and fig. 8, fig. 6 is a schematic diagram of an arbitration module according to an embodiment of the present invention, and fig. 7 is a timing diagram of a signal according to the embodiment of fig. 6; FIG. 8 is another signal timing diagram of the embodiment of FIG. 6 according to the present invention. The original synchronization signals comprise a first synchronization signal dqs1, a second synchronization signal dqs 2; in the arbitration module 10, the first synchronization signal dqs1 is connected to a first end of the logic and gate 71; the second synchronizing signal dqs2 is connected to the second end of the not gate 72, which is further connected to the logic and gate 71 to generate the first pulse QA; the second synchronization signal dqs2 is connected to a first end of the logic and gate 71; the first synchronization signal dqs1 is connected to the second terminal of the not gate 72 and the logic and gate 71 to generate a second pulse QB; the original synchronous signal is arbitrated by comparing the widths of the first pulse dqs1 and the second pulse dqs2 to judge the time difference of the original synchronous signal. When DQS1 and DQS2 are in series, a pulse may occur at QA or QB, which may cause corresponding "up (QA or QB is 1)" and "down (QA or QB is 0)" operations on the delay element. The resulting QA and QB pulse widths may characterize the time difference between DQS1 and DQS2, so that the acceleration or deceleration of the delay cells is also related to the pulse duration of QA and QB, and the resulting time difference between 4 DQS <0>, DQS <1>, DQS <2>, DQS <3> may also follow the time difference between DQS1 and DQS 2.
Referring to fig. 9, fig. 9 is a schematic diagram of an arbitration module according to another embodiment of the present invention, in which the arbitration module 10 includes two D flip-flops 1002 and an and gate 1001, the original synchronization signals include a first synchronization signal dqs1 and a second synchronization signal dqs2, and the arbitration module 10 generates a first pulse QA and a second pulse QB; arbitrating the original synchronous signal according to whether the first pulse QA and the second pulse QB are synchronous with the rising edges of the first synchronous signal dqs1 and the second synchronous signal dqs2, wherein QA generates a rising edge at the rising edge of dqs1, QB generates a rising edge at the rising edge of dqs2, and if the rising edges of dqs1 and dqs2 are obtained, it indicates that there is no difference between dqs1 and dqs2, and the judgment is ended.
Referring to fig. 10, fig. 10 is a block diagram of a source synchronous circuit according to another embodiment of the present invention. The arbitration module in this embodiment adopts the circuit design in the embodiment of fig. 6, and the delay units in this embodiment are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a, wherein x is x by adjusting x1、x2……xnY is y1、y2……ynOptionally, signals may be interpolated between delay cell td = b +0 a and delay cell td = b +0 a, where delay cell 1101td = b + x a in fig. 11 means td = b + x1*a; td=b+x2*a……td=b+xnA plurality of delay cell groups; delay unit 1102 td = b + y a denotes td = b + y1*a; td=b+y2*a……td=b+ynA plurality of delay unit groups, n is a natural number greater than or equal to 2. The values of x and y are adjusted by adjusting the proportional number of delay modules. The delay units are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a; wherein x, y can be set to x respectively1、x2……xn, y1、y2……ynThe object is to change at least 2 sync signals to 2N change sync signals, N = a natural number equal to or greater than 2; n = N-1.
In the present embodiment, N =2, N = 1. The delay modules are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a; wherein x =1/3, y = -1/3 or x = -1/3, y = 1/3. 4 altered sync signals are generated from the 2 original sync signals.
Referring to fig. 11, fig. 11 is a block diagram of a source synchronous circuit according to still another embodiment of the present invention. The arbitration module in this embodiment adopts the circuit design in the embodiment of fig. 6, and by the method of the present invention, 6 modified synchronization signals are generated from 2 original synchronization signals, and the delay units for adjusting the values of x and y by adjusting the proportional number of the delay modules 20 are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a; wherein x, y can be set to x respectively1、x2……xn, y1、y2……ynThe object is to change at least 2 sync signals to 2N change sync signals, N = a natural number equal to or greater than 2; wherein N = N-1.
In fig. 11, N =3 and N = 2. The delay modules are respectively: td = b +0 a, td = b + x1*a; td=b+x2*a; td=b+y1*a; td=b+y2A td = b +0 a; wherein x1=0.2,x2=0.4,y1=-0.2,y2=0.4 or x1=-0.2,x2=-0.4,y1=0.2,y2=0.4, dependent on the synchronisation signalAnd (4) sequencing.
When N is a natural number greater than 3, 2 × N signals can be obtained by adjusting the x value and the y value.
It will be understood by those skilled in the art that the original synchronization signal may be delayed by the delay module, so that at least 2 synchronization signals are changed into 2N-1 modified synchronization signals, and when 2N-1 signals need to be generated, only one signal needs to be generated on the basis of 2N-2, where td = b + x a and x is a value close to 0.5.
Although the present invention is disclosed above, the present invention is not limited thereto. Various changes and modifications may be effected therein by one skilled in the art without departing from the spirit and scope of the invention as defined in the appended claims.
Claims (9)
1. A source synchronous circuit of a data transmission interface is configured in an interface connection between a dynamic random access memory and a system on a chip, and comprises:
an arbitration module and a delay module;
the arbitration module is suitable for receiving at least two original synchronous signals and generating a control signal to control the delay of the delay module by judging the sequence and the time difference of the original synchronous signals; the original synchronous signals are delayed through the delay module, so that at least 2 synchronous signals are changed into 2N or 2N-1 change synchronous signals, wherein N is a natural number which is more than or equal to 2.
2. The source synchronous circuit of claim 1, wherein the DRAM and the SOC comprise a plurality of data signals therebetween, and the plurality of data signals share the synchronous signal in groups.
3. The source synchronous circuit of the data transmission interface of claim 1, wherein the delay modules comprise 2N or 2N-1 delay modules, N being a natural number greater than or equal to 2.
4. The source synchronous circuit of claim 3, wherein when N =2, the 2N delay modules are respectively: td = b +0 a, td = b + x a, td = b + y a, td = b +0 a; where x =1/3, y = -1/3 or x = -1/3, y =1/3, depending on the precedence order of the synchronization signals, and a is close to the two synchronization signal time difference c.
5. The source synchronous circuit of claim 3, wherein when N =3, the 2N delay modules are respectively: td = b +0 a, td = b + x1*a; td=b+x2*a; td=b+y1*a; td=b+y2A td = b +0 a; wherein x1=0.2,x2=0.4,y1=-0.2,y2=0.4 or x1=-0.2,x2=-0.4,y1=0.2,y2=0.4, a is close to the two synchronization signal time difference c, depending on the precedence order of the synchronization signals.
6. The source synchronous circuit of claim 3, wherein when N is a natural number greater than 3, 2N or 2N-1 signals can be obtained by adjusting the x value and the y value.
7. A source synchronous circuit of a data transmission interface according to claim 3, wherein when 2N-1 signals are required to be generated, only one signal is required to be generated on the basis of 2N-2, wherein td = b + x a, and x is a value close to 0.5.
8. The source synchronous circuit of the data transmission interface of claim 1, wherein the original synchronization signal comprises a first synchronization signal, a second synchronization signal; in the arbitration module, the first synchronization signal is connected to a first end of a logic AND gate; the second synchronous signal is connected to the NOT gate and then connected to the second end of the logic AND gate to generate a first pulse;
the second synchronous signal is connected to the first end of the logic AND gate; the first synchronization signal is connected to the NOT gate and then connected to the second end of the logic AND gate to generate a second pulse;
and judging the time difference of the original synchronous signal by comparing the widths of the first pulse and the second pulse, and arbitrating the original synchronous signal.
9. The source synchronous circuit of the data transmission interface of claim 1, wherein the original synchronous signal comprises a first synchronous signal and a second synchronous signal, and the first pulse and the second pulse are generated by an arbitration module; and arbitrating the original synchronous signal according to whether the first pulse and the second pulse are synchronous with the rising edges of the first synchronous signal and the second synchronous signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811629365.5A CN111382093A (en) | 2018-12-29 | 2018-12-29 | Source synchronous circuit of data transmission interface |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201811629365.5A CN111382093A (en) | 2018-12-29 | 2018-12-29 | Source synchronous circuit of data transmission interface |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN111382093A true CN111382093A (en) | 2020-07-07 |
Family
ID=71216477
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201811629365.5A Pending CN111382093A (en) | 2018-12-29 | 2018-12-29 | Source synchronous circuit of data transmission interface |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN111382093A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113258925A (en) * | 2021-06-18 | 2021-08-13 | 浙江威固信息技术有限责任公司 | Circuit and method for judging sequence of arrival of rising edges of voltage signals |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106897233A (en) * | 2015-12-17 | 2017-06-27 | 格科微电子（上海）有限公司 | The television mains-hold circuit of data transmission interface |
-
2018
- 2018-12-29 CN CN201811629365.5A patent/CN111382093A/en active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN106897233A (en) * | 2015-12-17 | 2017-06-27 | 格科微电子（上海）有限公司 | The television mains-hold circuit of data transmission interface |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN113258925A (en) * | 2021-06-18 | 2021-08-13 | 浙江威固信息技术有限责任公司 | Circuit and method for judging sequence of arrival of rising edges of voltage signals |
| CN113258925B (en) * | 2021-06-18 | 2021-10-19 | 浙江威固信息技术有限责任公司 | Circuit and method for judging sequence of arrival of rising edges of voltage signals |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106992770B (en) | Clock circuit and method for transmitting clock signal | |
| US6279073B1 (en) | Configurable synchronizer for double data rate synchronous dynamic random access memory | |
| US20070240009A1 (en) | Semiconductor device | |
| CN100376006C (en) | Semiconductor memory device having advanced data strobe circuit | |
| EP3407145B1 (en) | Fpga-based square-wave generator and square-wave generation method | |
| EP0769783B1 (en) | Synchronous semiconductor memory capable of saving a latency with a reduced circuit scale | |
| CN112600567A (en) | High-speed multichannel parallel-serial conversion circuit | |
| CN108255231B (en) | Data sampling method and chip | |
| CN114513199A (en) | Pulse signal generating circuit and generating method, and memory | |
| CN113300799B (en) | Clock synchronization method, circuit and logic device suitable for JESD204B protocol | |
| CN111382093A (en) | Source synchronous circuit of data transmission interface | |
| CN106897233B (en) | Source synchronous circuit of data transmission interface | |
| CN107797046B (en) | Integrated circuit and method for testing input/output interface of integrated circuit | |
| US11646741B2 (en) | Pulse width modulator with reduced pulse width | |
| US20120269017A1 (en) | Delay circuit and latency control circuit of memory, and signal delay method thereof | |
| US11402431B2 (en) | Detection circuit and detection method | |
| US11671106B2 (en) | Pulse signal generation circuit and method, and memory | |
| US20190007056A1 (en) | Frequency divider circuit, demultiplexer circuit, and semiconductor integrated circuit | |
| CN102142272A (en) | Semiconductor device | |
| US8451022B2 (en) | Integrated circuit and input data controlling method for reconfigurable circuit | |
| US9349421B2 (en) | Memory interface | |
| US7973584B2 (en) | Waveform generator | |
| JP2006005665A (en) | Device and method for clock adjustment | |
| KR100546272B1 (en) | Data input circuit using data strobe signal | |
| KR100601309B1 (en) | Memory control device capable of processing high speed data |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| WD01 | Invention patent application deemed withdrawn after publication | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20200707 |