CN111342652A - Charge pump circuit structure with low standby power consumption - Google Patents

Charge pump circuit structure with low standby power consumption Download PDF

Info

Publication number
CN111342652A
CN111342652A CN202010136568.1A CN202010136568A CN111342652A CN 111342652 A CN111342652 A CN 111342652A CN 202010136568 A CN202010136568 A CN 202010136568A CN 111342652 A CN111342652 A CN 111342652A
Authority
CN
China
Prior art keywords
control tube
charge pump
voltage
comparator
master control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202010136568.1A
Other languages
Chinese (zh)
Other versions
CN111342652B (en
Inventor
吴珂
高峰
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qipan Microelectronics Shanghai Co ltd
Chiphomer Technology Ltd
Original Assignee
Qipan Microelectronics Shanghai Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qipan Microelectronics Shanghai Co ltd filed Critical Qipan Microelectronics Shanghai Co ltd
Priority to CN202010136568.1A priority Critical patent/CN111342652B/en
Publication of CN111342652A publication Critical patent/CN111342652A/en
Application granted granted Critical
Publication of CN111342652B publication Critical patent/CN111342652B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M3/00—Conversion of dc power input into dc power output
    • H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
    • H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
    • H02M3/06—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider
    • H02M3/07—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using resistors or capacitors, e.g. potential divider using capacitors charged and discharged alternately by semiconductor devices with control electrode, e.g. charge pumps
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0003—Details of control, feedback or regulation circuits
    • H02M1/0032—Control circuits allowing low power mode operation, e.g. in standby mode
    • H02M1/0035—Control circuits allowing low power mode operation, e.g. in standby mode using burst mode control
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M1/00—Details of apparatus for conversion
    • H02M1/0048—Circuits or arrangements for reducing losses
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B70/00—Technologies for an efficient end-user side electric power management and consumption
    • Y02B70/10—Technologies improving the efficiency by using switched-mode power supplies [SMPS], i.e. efficient power electronics conversion e.g. power factor correction or reduction of losses in power supplies or efficient standby modes

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Dc-Dc Converters (AREA)

Abstract

The embodiment of the invention discloses a charge pump circuit structure with low standby power consumption, which comprises a first main control tube and a plurality of switch branches, wherein each switch branch is at least connected with an energy storage capacitor; the switching branch circuit is combined to be switched on and off under the action of the switching control signal so as to alternately work in a charging mode and a discharging mode; a control circuit generating a switching control signal; the current comparator judges whether the charge pump enters a light-load working mode or not according to the current of the internal current source and the magnitude of the sampling current; the two switches are convenient for improving or reducing the output voltage of the lithium battery, the judgment of the working mode of the charge pump is set, other circuits can be quickly closed under the no-load working mode of the charge pump, only the no-load running circuit is started, the switching and judging efficiency of the working mode of the charge pump is improved, and the electric energy consumption of the charge pump is saved.

Description

Charge pump circuit structure with low standby power consumption
Technical Field
The invention relates to the field of charge pumps, in particular to a charge pump circuit structure with low standby power consumption.
Background
A charge pump (charge pump) is a dc-dc converter that uses a capacitor as an energy storage element to generate an output voltage larger than an input voltage or a negative output voltage. The electrical efficiency of the charge pump circuit is high and the circuit is relatively simple.
The charge pump utilizes some switching elements to control the voltage connected to the capacitor. For example, a lower input voltage may be used to generate a higher pulsed voltage output in conjunction with a two-phase cycle. In the first phase of the cycle, the capacitor is connected to the supply terminal and thus charged to the same voltage as the supply voltage, and in the first phase the circuit configuration is adjusted so that the capacitor is connected in series with the supply voltage. Without considering the effect of leakage current, also assuming no load, the output voltage would be twice the input voltage (original supply voltage plus the voltage across the capacitor). The pulse characteristic of the higher output voltage may be filtered with a filter capacitor at the output.
When the traditional charge pump is used for supplying power, a port is required to maintain voltage, and a load is not arranged under most conditions, so that most power supply products can maintain the following modules to work under the no-load state: for example, the reference voltage module, the voltage dividing resistor, the comparator and the charge pump still need to keep the functions of noise reduction and interference resistance under the standby condition, so that certain electric quantity is consumed, and the power consumption is larger.
Disclosure of Invention
The present invention is directed to a charge pump circuit structure with low standby power consumption, so as to solve the above technical problems.
The technical problem solved by the invention can be realized by adopting the following technical scheme:
a charge pump circuit structure with low standby power consumption comprises
A first master control transistor (PM1) controllably connected between a voltage input terminal and a first reference node;
a plurality of switch branches controllably connected among the first reference node, a voltage output end and a grounding end, wherein each switch branch is at least connected with an energy storage capacitor; the switch branch circuit is combined to be switched on and off under the action of a switch control signal so as to alternately work in a charging mode and a discharging mode;
the control circuit is respectively connected with the first main control tube and the switch branch circuit and generates the switch control signal;
the control circuit comprises a voltage comparator and a current comparator, wherein the voltage comparator compares the voltage of the voltage output end with the voltage input end or the voltage of the voltage output end with the band-gap reference;
the current comparator judges whether the charge pump enters the light-load working mode or not according to the current of the internal current source and the magnitude of the sampling current;
and the no-load operation circuit is connected with the voltage output end and is started when the charge pump enters a no-load working mode.
Preferably, the control circuit includes:
a first input end of the main loop operational amplifier is connected with the first voltage division circuit, a second input end of the main loop operational amplifier is connected with the first switch and the second voltage division circuit, and a second switch and the band-gap reference are connected between a second reference node between the first switch and the main loop operational amplifier;
two input ends of the voltage comparator are respectively connected with the first voltage division circuit and the second reference node;
the input end of the sampling circuit is connected with the output end of the main loop operational amplifier, the input end of the sampling circuit is connected with the first reference node, and the output end of the sampling circuit is connected with the input end of the current comparator.
Preferably, the sampling circuit comprises
The grid electrode of the first main control tube is connected with the grid electrode of the first sampling tube and the output end of the main loop operational amplifier; the source electrode of the first main control tube is connected with the source electrode of the first sampling tube;
a seventh master control tube, wherein the source electrode of the seventh master control tube is connected with the drain electrode of the first master control tube;
the drain electrode of the third auxiliary control tube is connected with the drain electrode of the seventh main control tube, the grid electrode of the third auxiliary control tube is connected with the drain electrode of the third auxiliary control tube and the grid electrode of the second sampling tube, the source electrode of the third auxiliary control tube and the source electrode of the second sampling tube are both connected with the grounding end, and the drain electrode of the third sampling tube is connected with the second input end of the current comparator.
Preferably, the first main control tube, the first sampling tube and the seventh main control tube are P-channel MOS tubes, and the third auxiliary control tube and the second sampling tube are N-channel MOS tubes.
Preferably, a gate of the seventh main control transistor is connected to an auxiliary loop operational amplifier, a first input end of the auxiliary loop operational amplifier is connected to the drain of the first main control transistor, and a second input end of the auxiliary loop operational amplifier is connected to the drain of the first sampling transistor.
Preferably, when the first switch is closed and the second switch is opened, the energy storage capacitor on the first branch of the switch is charged;
when the first switch is switched off and the second switch is switched off, the energy storage capacitor on the second switch branch is discharged by the energy storage capacitor on the third switch branch.
Preferably, the first branch of the switch comprises
The source electrode of the second master control tube is connected with the drain electrode of the first master control tube and is connected with a first capacitor;
a first capacitor is connected between the source electrode of the third master control tube and the drain electrode of the second master control tube, and the drain electrode of the third master control tube is connected with the no-load operation circuit;
a fourth master control tube, wherein the source electrode of the fourth master control tube is connected with the drain electrode of the first master control tube;
and a second capacitor is connected between the source electrode of the fifth master control tube and the drain electrode of the fourth master control tube, and the drain electrode of the fifth master control tube is connected with the no-load operation circuit.
Preferably, when the second master control tube, the third master control tube, the fourth master control tube and the fifth master control tube are all in a first switching phase, the first capacitor and the second capacitor discharge.
Preferably, the second branch of the switch comprises
A sixth master control tube, wherein the source electrode of the sixth master control tube is connected with the drain electrode of the first master control tube;
a third capacitor is connected between the drain electrode of the first auxiliary control tube and the drain electrode of the sixth main control tube, a fourth capacitor is connected between the source electrode of the first auxiliary control tube and the drain electrode of the second auxiliary control tube, and the source electrode of the second auxiliary control tube is connected with the grounding end;
and when the sixth main control tube, the first auxiliary control tube and the second auxiliary control tube are all in a second switch phase, the third capacitor and the fourth capacitor are charged.
Preferably, when the charge pump is in a light-load working mode, the voltage comparator determines whether the voltage at the voltage output end has a drop of a preset voltage drop value after a specified delay time;
if yes, the charge pump is judged to be still in the light-load working mode;
and if not, judging that the charge pump enters the no-load working mode.
Preferably, the no-load operation circuit includes a first comparator and a second comparator, a first input terminal of the first comparator is connected between the voltage output terminal and the ground terminal, and a second input terminal of the first comparator is connected to a first input terminal of the second comparator and a low-power current source;
the first comparator and the second comparator are started when the charge pump enters an idle-load working mode;
when the output end of the first comparator drops an offset voltage, the charge pump is switched from the no-load working mode to the light-load working mode.
Has the advantages that: the two switches are arranged on the input circuit of the main loop operational amplifier, so that the input voltage of the charge pump system can be switched and adjusted conveniently, the output voltage of the lithium battery can be increased or reduced conveniently, and the current comparator compares the internal current with the sampling current and judges whether the charge pump enters a light-load working mode or not; after the charge pump enters a light-load working mode, judging that the charge pump is in the light-load or no-load working mode according to a delayed voltage reduction signal output by the main comparator; the invention sets the judgment of the working mode of the charge pump, can quickly close other circuits and only starts the no-load running circuit under the no-load working mode of the charge pump, greatly improves the switching and judging efficiency of the working mode of the charge pump, and saves the consumption of the charge pump under the no-load working mode.
Drawings
FIG. 1 is a circuit diagram of a charge pump of the present invention;
fig. 2 is a state machine for various operating modes of the charge pump system of the present invention.
In the figure: 1-switching the branch; 2-a control circuit; 3-a sampling circuit; 4-no-load operation circuit.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
It should be noted that the embodiments and features of the embodiments may be combined with each other without conflict.
The invention is further described with reference to the following drawings and specific examples, which are not intended to be limiting.
As shown in FIG. 1, the present invention provides a charge pump circuit structure with low standby power consumption, which comprises
A first master control transistor (PM1) controllably connected between a voltage input terminal VIN and a first reference node a;
a plurality of switch branches 1 controllably connected between a first reference node a, a voltage output terminal VOUT and a ground terminal GND, each switch branch 1 being connected to at least one energy storage capacitor; the switching branch circuit 1 is combined to be switched on and off under the action of a switching control signal so as to alternately work in a charging mode and a discharging mode;
the control circuit 2 is respectively connected with the first main control tube and the switch branch circuit 1 and generates a switch control signal;
the control circuit 2 comprises a voltage comparator Comp and a Current comparator Current Comp, wherein the voltage comparator Comp compares the voltage of the voltage output end and the voltage input end VIN or the voltage of the voltage output end VOUT and the BANDGAP reference BANDGAP;
the Current comparator Current Comp judges whether the charge pump enters a light-load working mode according to the Current of the internal Current source Current Src and the magnitude of the sampling Current;
and the no-load operation circuit 3 is connected with the voltage output end VOUT and is started when the charge pump enters the no-load operation mode.
The invention has the advantages that:
the two switches are arranged on the input circuit of the main loop operational amplifier, so that the input voltage of the charge pump system can be switched and adjusted conveniently, the output voltage of the lithium battery can be increased or reduced conveniently, and the current comparator compares the internal current with the sampling current and judges whether the charge pump enters a light-load working mode or not; after the charge pump enters a light-load working mode, judging that the charge pump is in the light-load or no-load working mode according to a delayed voltage reduction signal output by the main comparator; the invention sets the judgment of the working mode of the charge pump, can quickly close other circuits and only start the no-load running circuit in the no-load working mode of the charge pump, greatly improves the working mode switching and judging efficiency of the charge pump, and saves the consumption of the charge pump in the no-load working mode.
As a preferred embodiment of the present invention, the Current comparator Current Comp is configured to compare the Current of the internal Current source Current Src with the sampling Current, and determine whether the charge pump enters the light-load operating mode according to the magnitudes of the internal Current and the sampling Current.
The control circuit 2 includes:
a main loop operational amplifier EA, wherein a first input end of the main loop operational amplifier EA is connected with the first voltage division circuit, a second input end of the main loop operational amplifier EA is connected with a first switch S1 and a second voltage division circuit, and a second reference node b between the first switch S1 and the main loop operational amplifier EA is connected with a second switch and a band-gap reference BANDGAP;
two input ends of the voltage comparator Comp are respectively connected with the first voltage division circuit and a first reference point;
and the input end of the sampling circuit 3 is connected with the output end of the main loop operational amplifier EA, the input end of the sampling circuit 3 is connected with a first reference node a, and the output end of the sampling circuit 3 is connected with a Current comparator Current Comp.
In a preferred embodiment of the invention, the sampling circuit 3 comprises
A first main control tube PM1 and a first sampling tube PM1S, wherein the grid electrode of the first main control tube PM1 is connected with the grid electrode of the first sampling tube PM1S and the output end of the main loop operational amplifier; the source electrode of the first main control pipe PM1 is connected with the source electrode of the first sampling pipe PM 1S;
a seventh master control transistor PM7, wherein the source of the seventh master control transistor PM7 is connected to the drain of the first master control transistor PM 1;
a third auxiliary control tube NM3 and a second sampling tube PM2, the drain of the third auxiliary control tube NM3 is connected to the drain of the seventh main control tube PM7, the gate of the third auxiliary control tube NM3 is connected to the drain of the third auxiliary control tube and the gate of the second sampling tube NM3S, the source of the third auxiliary control tube NM3 and the source of the second sampling tube NM3S are both connected to the ground, and the drain of the third sampling tube NM3 is connected to the second input end of the Current comparator Current Comp.
Preferably, the sampling circuit 3 is mainly responsible for sampling the output Current of the lithium battery, and then compares the processed sampling Current with the Current of the internal Current source Current Src, and determines whether the charge pump enters the light-load operating mode through the Current comparator Current Comp. And if the sampling current is smaller than the current of the internal current source, determining that the charge pump enters a light-load working mode.
In a preferred embodiment of the present invention, the first master control tube PM1, the first sampling tube PM1S, the second master control tube PM2, the third master control tube PM3, the fourth master control tube PM4, the fifth master control tube PM5, the sixth master control tube PM6, the seventh master control tube PM7, and the following eighth master control tube PM8 are P-channel MOS tubes, and the first auxiliary control tube NM1, the second auxiliary control tube NM2, the third auxiliary control tube NM3, and the second sampling tube NM3S are N-channel MOS tubes.
As a preferred embodiment of the present invention, a gate of the seventh main control transistor PM7 is connected to a sub-loop operational amplifier EA1, a first input terminal of the sub-loop operational amplifier EA1 is connected to a drain of the first main control transistor PM1, and a second input terminal of the sub-loop operational amplifier EA1 is connected to a drain of the first sampling transistor PM 1S. The auxiliary loop operational amplifier EA1 and the seventh master control tube PM7 enable the drain voltage of the first sampling tube PM1S to be proportional to the drain voltage of the first master control tube PM1, and the sampling current of the first sampling tube PM1S to be proportional to the driving current of the first master control tube PM 1. The third main control tube PM3 and the second sampling tube NM3S further reduce the Current to be used to a certain proportion, so that the Current entering the Current comparator Current Comp and the Current of the internal Current source Current Src do not differ too much.
As a preferred embodiment of the present invention, when the output voltage of the lithium battery is higher, the first switch S1 is closed, and the second switch S2 is opened, the energy storage capacitor of the first switch branch is charged;
when the output voltage of the lithium battery is lower, the first switch S1 is switched off, and the second switch S2 is switched on, so that the first path of charge-discharge circuit enters a discharge state.
The above setting is to ensure that the output voltage of the charge pump is not too high, and to ensure that there is a suitable voltage drop on the first main control tube, which is important for current sampling. If the voltage drop of the first master control tube is too large, the efficiency of the charge pump system is low, and the heat is easy to generate. If the voltage drop of the first main control tube is too small, the offset of the sampling circuit itself will take a large proportion, and the sampling current precision is almost zero. Therefore, the proper switches can be switched on and off according to the actual output voltage of the lithium battery, so that the output voltages of the lithium battery and the charge pump system can be accurately adjusted.
As a preferred embodiment of the present invention, the first switching branch 1 includes
A second master control transistor PM2, the source of the second master control transistor PM2 is connected to the drain of the first master control transistor PM1, and is connected to a first capacitor C1;
a first capacitor C2 is connected between the source of the third main control tube PM3 and the drain of the second main control tube PM2, and the drain of the PM3 of the third main control tube is connected with the no-load operation circuit 4;
a fourth master control transistor PM4, wherein the source of the fourth master control transistor PM4 is connected to the drain of the first master control transistor PM 1;
a second capacitor C2 is connected between the source of the fifth master transistor PM5 and the drain of the fourth master transistor PM4, and the drain of the fifth master transistor PM5 is connected to the idle circuit 4.
In a preferred embodiment of the invention, the second branch 1 comprises
A sixth master control transistor PM6, wherein the source of the sixth master control transistor PM6 is connected to the drain of the first master control transistor PM 1;
a first auxiliary control tube NM1 and a second auxiliary control tube NM2, a third capacitor C3 is connected between the drain of the first auxiliary control tube NM1 and the drain of the sixth main control tube PM6, a fourth capacitor C4 is connected between the source of the first auxiliary control tube NM1 and the drain of the second auxiliary control tube NM2, and the source of the second auxiliary control tube NM2 is connected to the ground terminal.
It is supplementary that the gate of the third main control transistor PM3, the gate of the fourth main control transistor PM4, the gate of the fifth main control transistor PM5, and the gate of the sixth main control transistor PM6 are all connected to a signal output terminal of a DRIVER module, and an output terminal of the DRIVER module generates a discharge signal, so that the third main control transistor PM3, the fourth main control transistor PM4, the fifth main control transistor PM5, and the sixth main control transistor PM6 are in the second switching phase PH2, and thus the first capacitor C1 and the second capacitor C2 are discharged.
The signal output end of the DRIVER module DRIVER is further connected to the gate of the sixth master transistor PM6, the gate of the first auxiliary transistor NM1, and the gate of the second auxiliary transistor NM2, and the DRIVER module DRIVER generates a charging signal to make the sixth master transistor PM6 in the switching phase PH1, the first auxiliary transistor NM1 in the switching phase PH1N, and the second auxiliary transistor NM2 in the switching phase PH1N, so as to make the third capacitor C3 and the fourth capacitor C4 charge.
The driving module DRVER is connected with an oscillator OSC, the charge pump realizes voltage boosting or voltage drop regulation through a switch array, the oscillator, a logic circuit and a comparison controller, and energy is stored by adopting a capacitor.
In a preferred embodiment of the present invention, the idle circuit 4 includes a first comparator LP-Comp and a second comparator LP-Comp1, a second input terminal of the first comparator LP-Comp and a first input terminal of the second comparator LP-Comp2 are connected to an auxiliary current source LP-CS, the first comparator LP-Comp and the second comparator LP-Comp1 are activated when the charge pump enters the idle mode, and the charge pump is controlled to switch from the idle mode to the light mode when an offset voltage drops at an output terminal of the first comparator LP-Comp.
The positive input end of the first comparator LP-Comp is connected to the output end of the first switch circuit, the negative input end of the first comparator is further connected to the drain of an eighth main control transistor, the gate of the eighth main control transistor PM8 is connected to the driving module, the source of the eighth main control transistor is connected to a fifth capacitor, the junction point of the eighth main control transistor and the fifth capacitor is connected to the negative input end of the first comparator LP-Comp, and one end of the fifth capacitor is grounded. The main function of the fifth capacitor C-hold is to supply and maintain the voltage of the output capacitor.
The negative input end of the second comparator LP-Comp1 is connected with the output end of the first path of charge-discharge circuit, and the positive input end of the second comparator LP-Comp1 is connected with LP-CS. The second comparator LP-Comp1 is primarily responsible for substrate switching.
For a clearer understanding of the principle of operation and the switching of the operating modes of the charge pump according to the invention, reference is made to the following description, taken in conjunction with the accompanying drawings, of a practical embodiment:
(1) initial adjustment stage:
when the output voltage of the lithium battery is higher than 3.6V, for example, the second switch S2 is closed, the first switch S1 is opened, one end of the main loop operational amplifier EA is connected with the BANDGAP reference BANDGAP, and the other end is connected with a voltage output end which is divided by resistors R1 and R2. The output voltage was clamped to 5.1V by setting the ratio of R1 and R2. It is easy to obtain by calculation, and 0.3V pressure drop is consumed internally.
When the output voltage of the lithium battery is lower than 3.6V, for example, the first switch S1 is closed, the second switch S2 is opened, one end of the main loop operational amplifier EA is connected with a voltage input end which is subjected to voltage division through resistors R3 and R4, and the other end of the main loop operational amplifier EA is connected with voltage division resistors R1 and R2 of a voltage output end. The output can be made to be 1.417 times the input voltage by setting R3 and R4. The output voltage begins to drop along with the reduction of the input voltage by 5.1V, when the voltage of the lithium battery is 3.3V, the charge pump still has 4.675V output, and the output end of the charge pump can supply power for the port.
(2) The working mode of the charge pump system is switched:
referring to fig. 2, a state machine of the charge pump system of the present invention is shown, which is capable of easily and clearly explaining the switching of the operating modes of the charge pump system, and A, B, C, D, E shows the conditions for state transition or holding of each operating mode respectively. The specific process is as follows:
and the Current comparator Current Comp detects that the sampling Current processed by the sampling circuit is compared with the Current of the internal Current source Current Src, and if the comparison result meets the condition A that the charge pump system enters a light-load working mode: and when the current comparator detects the comparison result of the light-load working mode, the charge pump system is judged to enter the light-load working mode. When the charge pump system is in a light-load working mode, if the condition E is met: and when the current comparator detects the comparison result of the non-light-load working mode, the light-load working mode is converted into the normal working mode.
If the charge pump enters a light-load working mode and is kept for a period of time, the system stops the switching action. At this time, the main comparator COMP determines whether the output voltage VOUT has a drop of a preset delay voltage value within a certain delay time. If yes, the charge pump meets the condition B: the main comparator COMP determines that the output voltage VOUT has a drop of a preset delay voltage value within a certain delay, and the charge pump system stops in the light load operating mode. If not, the condition C is satisfied: the main comparator COMP judges that the output voltage VOUT does not have a drop of a preset delay voltage value within a certain delay, and at the moment, the charge pump system enters a no-load operation mode.
When the charge pump enters a no-load working mode, all internal modules are turned off, voltage dividing resistors and band gap references are contained, only the auxiliary current source LP-CS is reserved to supply power to the first comparator LP-COMP and the second comparator LP-COMP2, the first comparator and the second comparator can maintain power consumption of about 100nA, and the power consumption is low.
When the output terminal of the first comparator LP-COMP drops by an offset voltage offset, the condition D is satisfied: an offset voltage offset is dropped at the output end of the first comparator LP-COMP, and the charge pump system controls the charge pump to switch from the no-load operation mode to the light-load operation mode.
While the invention has been described with reference to a preferred embodiment, it will be understood by those skilled in the art that various changes in form and detail may be made therein without departing from the spirit and scope of the invention.

Claims (10)

1. A charge pump circuit structure with low standby power consumption is characterized by comprising
A first master control transistor (PM1) controllably connected between a voltage input terminal and a first reference node;
a plurality of switch branches controllably connected among the first reference node, a voltage output end and a grounding end, wherein each switch branch is at least connected with an energy storage capacitor; the switch branch circuit is combined to be switched on and off under the action of a switch control signal so as to alternately work in a charging mode and a discharging mode;
the control circuit is respectively connected with the first main control tube and the switch branch circuit and generates the switch control signal;
the control circuit comprises a voltage comparator and a current comparator, wherein the voltage comparator compares the voltage of the voltage output end with the voltage input end or the voltage of the voltage output end with the band-gap reference;
the current comparator judges whether the charge pump enters the light-load working mode or not according to the current of the internal current source and the magnitude of the sampling current;
and the no-load operation circuit is connected with the voltage output end and is started when the charge pump enters a no-load working mode.
2. The charge pump circuit structure with low standby power consumption according to claim 1, wherein the control circuit comprises:
a first input end of the main loop operational amplifier is connected with the first voltage division circuit, a second input end of the main loop operational amplifier is connected with the first switch and the second voltage division circuit, and a second switch and the band-gap reference are connected between a second reference node between the first switch and the main loop operational amplifier;
two input ends of the voltage comparator are respectively connected with the first voltage division circuit and the second reference node;
the input end of the sampling circuit is connected with the output end of the main loop operational amplifier, the input end of the sampling circuit is connected with the first reference node, and the output end of the sampling circuit is connected with the input end of the current comparator.
3. The charge pump circuit structure with low standby power consumption as claimed in claim 2, wherein said sampling circuit comprises
The grid electrode of the first main control tube is connected with the grid electrode of the first sampling tube and the output end of the main loop operational amplifier; the source electrode of the first main control tube is connected with the source electrode of the first sampling tube;
a seventh master control tube, wherein the source electrode of the seventh master control tube is connected with the drain electrode of the first master control tube;
the drain electrode of the third auxiliary control tube is connected with the drain electrode of the seventh main control tube, the grid electrode of the third auxiliary control tube is connected with the drain electrode of the third auxiliary control tube and the grid electrode of the second sampling tube, the source electrode of the third auxiliary control tube and the source electrode of the second sampling tube are both connected with the grounding end, and the drain electrode of the third sampling tube is connected with the second input end of the current comparator.
4. The charge pump circuit structure with low standby power consumption according to claim 3, wherein the first main control transistor, the first sampling transistor, and the seventh main control transistor are all P-channel MOS transistors, and the third auxiliary control transistor and the second sampling transistor are all N-channel MOS transistors.
5. The charge pump circuit structure of claim 3, wherein a gate of the seventh main control transistor is connected to a secondary loop operational amplifier, a first input terminal of the secondary loop operational amplifier is connected to a drain of the first main control transistor, and a second input terminal of the secondary loop operational amplifier is connected to a drain of the first sampling transistor.
6. The charge pump circuit structure with low standby power consumption as claimed in claim 2, wherein the first switching branch comprises
The source electrode of the second master control tube is connected with the drain electrode of the first master control tube and is connected with a first capacitor;
a first capacitor is connected between the source electrode of the third master control tube and the drain electrode of the second master control tube, and the drain electrode of the third master control tube is connected with the no-load operation circuit;
a fourth master control tube, wherein the source electrode of the fourth master control tube is connected with the drain electrode of the first master control tube;
and a second capacitor is connected between the source electrode of the fifth master control tube and the drain electrode of the fourth master control tube, and the drain electrode of the fifth master control tube is connected with the no-load operation circuit.
7. The charge pump circuit structure of claim 6, wherein when the second, third, fourth and fifth masters are all in a second switching phase, the first capacitor and the second capacitor are discharged.
8. The charge pump circuit structure with low standby power consumption as claimed in claim 2, wherein the second switch branch comprises
A sixth master control tube, wherein the source electrode of the sixth master control tube is connected with the drain electrode of the first master control tube;
a third capacitor is connected between the drain electrode of the first auxiliary control tube and the drain electrode of the sixth main control tube, a fourth capacitor is connected between the source electrode of the first auxiliary control tube and the drain electrode of the second auxiliary control tube, and the source electrode of the second auxiliary control tube is connected with the grounding end;
and when the sixth main control tube, the first auxiliary control tube and the second auxiliary control tube are all in the first switching phase, the third capacitor and the fourth capacitor are charged.
9. The charge pump circuit structure with low standby power consumption according to claim 1, wherein when the charge pump is in a light load operation mode, the voltage comparator determines whether the voltage at the voltage output terminal has a predetermined voltage drop value after a specified delay time;
if yes, the charge pump is judged to be still in the light-load working mode;
and if not, judging that the charge pump enters the no-load working mode.
10. The charge pump circuit structure with low standby power consumption according to claim 2, wherein the no-load operation circuit comprises a first comparator and a second comparator, a first input terminal of the first comparator is connected between the voltage output terminal and the ground terminal, a second input terminal of the first comparator is connected to a first input terminal of the second comparator and a low power consumption current source;
the first comparator and the second comparator are started when the charge pump enters an idle-load working mode;
when the output end of the first comparator drops an offset voltage, the charge pump is switched from the no-load working mode to the light-load working mode.
CN202010136568.1A 2020-03-02 2020-03-02 Charge pump circuit structure with low standby power consumption Active CN111342652B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202010136568.1A CN111342652B (en) 2020-03-02 2020-03-02 Charge pump circuit structure with low standby power consumption

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202010136568.1A CN111342652B (en) 2020-03-02 2020-03-02 Charge pump circuit structure with low standby power consumption

Publications (2)

Publication Number Publication Date
CN111342652A true CN111342652A (en) 2020-06-26
CN111342652B CN111342652B (en) 2021-05-14

Family

ID=71186003

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202010136568.1A Active CN111342652B (en) 2020-03-02 2020-03-02 Charge pump circuit structure with low standby power consumption

Country Status (1)

Country Link
CN (1) CN111342652B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1524575A2 (en) * 2002-07-10 2005-04-20 Marvell World Trade Ltd. Output regulator
US20110279102A1 (en) * 2010-05-17 2011-11-17 Winbond Electronics Corp. Control circuit of charge pump circuit
CN103236787A (en) * 2013-04-12 2013-08-07 矽力杰半导体技术(杭州)有限公司 Capacity discharge method and circuit
CN106160460A (en) * 2015-03-31 2016-11-23 展讯通信（上海）有限公司 The charge pump circuit of quick charge
US20170033683A1 (en) * 2015-07-30 2017-02-02 Micron Technology, Inc. Generation of voltages
CN206341144U (en) * 2016-12-15 2017-07-18 四川长虹电器股份有限公司 Low standby power circuit

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1524575A2 (en) * 2002-07-10 2005-04-20 Marvell World Trade Ltd. Output regulator
US20110279102A1 (en) * 2010-05-17 2011-11-17 Winbond Electronics Corp. Control circuit of charge pump circuit
CN103236787A (en) * 2013-04-12 2013-08-07 矽力杰半导体技术(杭州)有限公司 Capacity discharge method and circuit
CN106160460A (en) * 2015-03-31 2016-11-23 展讯通信（上海）有限公司 The charge pump circuit of quick charge
US20170033683A1 (en) * 2015-07-30 2017-02-02 Micron Technology, Inc. Generation of voltages
CN206341144U (en) * 2016-12-15 2017-07-18 四川长虹电器股份有限公司 Low standby power circuit

Also Published As

Publication number Publication date
CN111342652B (en) 2021-05-14

Similar Documents

Publication Publication Date Title
US6414403B2 (en) Power unit
US8000117B2 (en) Buck boost function based on a capacitor bootstrap input buck converter
KR100945437B1 (en) Switching regulator
US8476887B2 (en) DC to DC converter with pseudo constant switching frequency
US7202655B2 (en) Constant voltage circuit and constant current source, amplifier, and power supply circuit using the same
US7576530B2 (en) Switching regulator capable of efficient control at control mode change
US6538907B2 (en) Voltage drop DC-DC converter
US20080197821A1 (en) Dc-dc conversion circuit, dc-dc conversion control circuit, and dc-dc conversion control method
WO2022052585A1 (en) Buck circuit for dynamically adjusting output voltage, and dynamic adjustment method
US20230163684A1 (en) Pfm mode operation of switched capacitor converters
JP2001186681A (en) Capacitor storage device provided with initializing function
US20230015278A1 (en) Power management system and electronic device
US11038427B1 (en) Charge-cycle control for burst-mode DC-DC converters
CN215300494U (en) Step-down DCDC converter and under-voltage protection circuit thereof
CN114865913A (en) On-time generator with low power consumption function
US20210391796A1 (en) Battery Path Impedance Compensation
Hardy et al. 11.5 A 21W 94.8%-Efficient Reconfigurable Single-Inductor Multi-Stage Hybrid DC-DC Converter
CN111342652B (en) Charge pump circuit structure with low standby power consumption
JP3132614B2 (en) DC-DC converter
CN115242055B (en) Detection circuit and power supply circuit for DC-DC converter
CN114665697B (en) Flying capacitor pre-charging circuit and three-level converter
US20050248967A1 (en) Use of charge pump active discharge
Amin et al. H-SIMO: A hybrid single-inductor multi-output 5-Level thin-oxide power management unit achieving 91.4% efficiency from Li-ion battery voltages in 28nm FD-SOI
Wei et al. Smart power management with combined current-feedback low-dropout voltage regulator and switched capacitor DC-DC converter in 180 nm CMOS
Abdelmagid et al. A reconfigurable fractional-conversion-ratio charge pump for energy harvesting applications

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
PP01 Preservation of patent right

Effective date of registration: 20230316

Granted publication date: 20210514

PP01 Preservation of patent right
PD01 Discharge of preservation of patent

Date of cancellation: 20230418

Granted publication date: 20210514

PD01 Discharge of preservation of patent